

# Apple II and Apple II-Plus Level II Service Reference Manual

**Pre-Release Version** 

A compendium of notes, diagrams and instructions for diagnosing and repairing the Apple II and Apple II-Plus computer systems.

### **AUTHOR**

Apple Computer Inc.

## DOCUMENT DATES OF RECORD

1981

### INTRODUCTION

### What is this manual?

The Apple II / Apple II-Plus Level II Service Reference Manual is a compendium of notes, diagrams and instructions for diagnosing and repairing the Apple II and Apple II-Plus computer systems. This is an internal document written by Apple Computer's service department for use by Apple's internal Level II service personel.

### Facts about this manual

Author:

Apple Computer Inc

Document dates of record:

1981

Owner:

Organization: DigiBarn Computer Museum (www.digibarn.com)
Curator: Bruce Damer (http://www.damer.com/)

This digital rendition of this document is available for non-commercial, educational and research purposes with the requirement to provide attribution and share-alike under the Creative Commons license provided on page 4.

All other uses require the agreement of the DigiBarn Computer Museum (contact through www.digibarn.com).

### **PROPERTY STATEMENT**

This document is the property of the DigiBarn Computer Museum which is offering it under the following Creative Commons License found on page 4.

Under the terms of this license you must credit the DigiBarn Computer Museum and Apple Computer, Inc. if whole or part of this document is used for non-commerical, educational or research purposes. All other uses require the agreement of the DigiBarn Computer Museum (contact through www.digibarn.com).



### Attribution - Non Commercial - No Derivative Works 2.5

You are free:

\* to copy, distribute, display, and perform the work

Under the following conditions:



### Attribution.

You must attribute the work in the manner specified by the author or licensor.



### Noncommercial.

You may not use this work for commercial purposes.



### **No Derivative Works.**

You may not alter, transform, or build upon this work.

- \* For any reuse or distribution, you must make clear to others the license terms of this work.
- \* Any of these conditions can be waived if you get permission from the copyright holder.

Your fair use and other rights are in no way affected by the above.

This is a human-readable summary of the Legal Code.

Apple ][ / ][-Plus Level II Service Manual 1981 DigiBarn Computer Museum Apple Computer, In	ıC.

### **Disclaimer**

The Commons Deed is not a license. It is simply a handy reference for understanding the Legal Code (the full license) — it is a human-readable expression of some of its key terms. Think of it as the user-friendly interface to the Legal Code beneath. This Deed itself has no legal value, and its contents do not appear in the actual license.


Creative Commons is not a law firm and does not provide legal services. Distributing of, displaying of, or linking to this Commons Deed does not create an attorney-client relationship.



## **Apple II Computer Technical Information**

## APPLE II / APPLE II-PLUS LEVEL II SERVICE REFERENCE MANUAL

## **Pre-Release Version**



# Written by Apple Computer, Inc. • Level II Service Center 1981

( This page is not part of the original service manual )

### APPLE II SERVICE REFERENCE MANUAL

This is a Service Reference Manual which describes the Apple II and Apple II Plus Computers, manufactured by Apple Computer Inc. This manual contains a general description of the Apple II followed by theory of operation, troubleshooting guides and spare parts information which will enable the technician at a Level II Service Center to repair these computers. This Manual is aim at component level maintenance.

This Manual only covers the Computers. It does not include videos, disk drives, peripheral devices, or interface cards. At the end of this manual is an appendix containing IC maps and specifications, ROM listings, spare part information, and removal and replacement procedures. There are sections on the System Monitor, the input/output devices and their operation, the internal organization of memory and input/output devices, and the actual electronic design of the Apple itself.

The real secret to this manual is using a scope, as signals are described they can be observed as well, thus speeding up learning. It is suggested that an "open Apple II" be created using a logic board, keyboard, power supply and monitor. I hope you will enjoy and learn from this manual as I have.

THE IS A ROUGH DRAFT PRE-RELEASE VERSION OF THE MANUAL. WE FELT THAT THE INFORMATION CONTAINED IN THIS MANUAL WAS VITAL TO THE LEVEL II SERVICE CENTERS. THAT IS THE REASON FOR THE EARLY RELEASE. I AM WORKING ON IMPROVEMENTS TO THE MANUAL, MORE FIGURES, BLOCK DIAGRAMS, AND UP-TO-DATE INFORMATION INCLUDING A RFI SECTION. I WOULD LIKE TO ENCOURAGE COMMENTS, OR IF YOU HAVE INFORMATION WHICH YOU FEEL WOULD BE VITAL TO THIS MANUAL PLEASE SEND THEM TO CAROL JINKS 10260 BANDLEY DR. MAIL STOP 41 CUPERTINO, CALIFORNIA OR PHONE 408-973-2850.

THANK YOU IN ADVANCE FOR YOUR COOPERATION.



### TABLE OF CONTENTS

Cover Letter

CHAPTER 1 General Description

Apple II/Apple II Plus

CHAPTER 2 Video Display

Screen Format
Screen Memory
Screen Pages
Screen Switches
Text Mode
Low-Resolution Graphics
High-Resolution Graphics
Eurapple Modification

CHAPTER 3 Keyboard

Theory of Operation Keyboard Varities Autostart Rom/Monitor Rom Subroutines

CHAPTER 4 Power Supply

Theory of Operation Power Supply Varities

Chapter 5 Connectors

Peripheral Connectors
Speaker Connector
Keyboard Connector
Power Connector
Game I/O Connector
Cassette Interface Jacks
Video Output
"User 1" Jumper

CHAPTER 6 Other Input/Output Features

Cassette Interface Speaker Annunciator Outputs Strobe Outputs One-Bit Inputs Analog Inputs

CHAPTER 7 Motherboard

Theory of Operation



Overview

Mpu and System Bus
Reference Oscillator and System Timing
Sync Counters
Rom Memory
Ram Select
Ram Address Mux
Ram Memory with Data Latch
Peripheral I/O
Video Generator

CHAPTER 8 More Memory

Memory Map Ram Storage Ram Configuration Blocks Rom Storage

CHAPTER 9 System Monitor

Entering the Monitor Addresses the Data Examining the Contents of Memory Examining Some More Memory Examining Still More Memory Changing the Contents of Consecutive Locations Moving a Range of Memory Comparing Two Ranges of Memory Saving a Range from Tape Creating and Running Machine Language Programs The Mini-Assembler Debugging Programs Examining and Changing Resisters Miscellaneous Monitor Commands Special Tricks with the Monitor Creating Your Own Commands

CHAPTER 10 Troubleshooting Guide

General Troubleshooting Tips
Service Procedures-Motherboard
Using Monitor to Verify Video Failure
Motherboard Video Failure/Symtoms
Motherboard Reset Failure/Symtoms
Misc. Motherboard Symtoms/Failures
Service Procedure-Keyboard
Service Procedures-Power Supply
Scope and Meter Introduction
Scope and Meter No Reset
Scope and Meter RAO1
Reference Guide to Signals



Appendix A

IC Chip Maps IC Specifications Rom Listings

Appendix B

Bill of Materials

Appendix C

Removal and Replacement Procedures






## **Apple II Computer Technical Information**

## APPLE II / APPLE II-PLUS LEVEL II SERVICE REFERENCE MANUAL

## **Pre-Release Version**

# CHAPTER 1 GENERAL DESCRIPTION



# Written by Apple Computer, Inc. • Level II Service Center 1981

( This page is not part of the original service manual )


### APPLE II (PLUS)

### PERSONAL COMPUTER SYSTEMS



General Description:

The Apple II and Apple II Plus systems, are composed of a CPU or central processing unit, RAM or random access memory, power supply, keyboard, video display and auxiliary I/O (input/output). This last category is made up of the game I/O, with the game paddles, buttons and annunciators. Sound output is generated by a built-in speaker. Programs and data may be saved and retrieved by means of the disk and cassette interface. Here a standard audio cassette tape recorder or Apple Disk II can be used. The Apple communicates with the outside world through 8 (50 pin) plugs or slots located along the rear edge of the system. This forms the nucleus of a Microcomputer system.



The Apple CPU or central processing unit is the 6502 Microprocessor. This LSI (Large-Scale Integration) Circuit gives the system control and processing ability. It moves character and numberic data around within the system and performs mathematic computations at microsecond speeds.

The instructions or software that controls the 6502 are located in the system memory. This memory is actually made up of small ICs of two distinct types, ROM and RAM. The RAM or random access memory contains the variable instructions and information. These memory locations can be changed at will by the 6502 and may be constantly updated. Another form of memory contained in the Apple is ROM. This memory is permanently recorded and may not be altered. It is read only memory, thus the designation ROM. When we are dealing with the Apple II or Apple II Plus, we can tell the two models apart by checking to see if the Integer Basic ROMs are present (making it an Apple II) or the Applesoft II Basic ROMs are present (making it an Apple II Plus).

The whole system is powered by a Switching Power Supply. This module supplies the 4 voltages necessary to run the Apple. They are:

Input 107 to 132 VAC or 214 to 264 VAC

PRE-RELEAS WERSION

Line frequency is not important.

### Output

- +5 Volts at 2.5 amps
- -5 Volts at 500 ma
- +12 Volts at 1.5 amps (~2.5 amps intermittent)
- -12 Volts at 500 ma

In order to get information into the Apple we need the keyboard. This device is composed of 52 keys (switches) that generate all of the ASCII Characters. ASCII is the character code that the Apple understands. It stands for American Standard Code for Information Interchange. Any device that might be attached to the Apple must use this code. The Keyboard allows the user to talk to the Apple and issue commands to it. There are other forms of Input devices, that will be covered later.

Now that we have a means of getting information into the Apple, we need a way to get information and responses out. This output is generally in the form of video information sent to a video monitor or TV set. In the video mode we can present data in three different formats:

- A. Text (40 characters by 24 lines)
- B. Low Resolution Graphics (40 by 40 or 40 by 48 cell matrix)
- C. High Resolution Graphics (280 by 162 or 280 by 192 cell matrix)

When the Apple wishes to output data to the user, it presents that data in a video format. The video signal generated by the Apple is similar, but not quite the same as NTSC. It has a horizontal scan rate of 15 KHZ with 262 horizontal scan lines. It is non-interlaced with 1 field per frame and 192 active horizontal scan lines verticle. The total screen time is 65 microseconds horizontal time with 40 microseconds active. It will work with almost every NTSC type video monitor or TV set.

The Apple has some additional I/O devices, such as the Game Paddles, Annunciators, Speaker, and Tape Cassette Jacks. The Game Paddles allow the user to provide a form of analog input to programs running on the Apple. Buttons are provided on the paddles for momentary contact switches that can be read by the Apple. The Apple may indicate to the user electrically that a condition is on or off, by turning the Annunciators on or off. If the Apple wishes to signal or interact audibly with the user, it can use it's built in miniature speaker. Music and voice can be generated here. Lastly programs and data may be recorded and played back, by means of the Tape Cassette Ports. Data in a binary form is recorded on the tape using audio tones to represent 1s and Os.

All of these are built in and included with the Apple II or Apple II Plus systems. The user need only add a video monitor and cassette recorder or disk drive to have a complete basic system. Other flexabilities are available by adding additional modules to the 8 (50 pin) plugs or slots on the rear edge of the Apple II system.

# PRE-BELEASE VERSION

	****	*****	*****	****	*****	****
ROM CARD	* *	* *	* *	* *	* *	* *
APPLESOFT	* F8 *	* F0 *	* E8 *	* E0 *	* D8 *	* DO *
BASIC	341-0020* ******	341-0015 ******	341-0014 ******	341-0013	\$41-001 <i>2</i> *	341-001 <b>†</b> ******
	F800	F00 <b>0</b>	E80 <b>0</b>	E00 <b>0</b>	D80 <b>0</b>	D000
	OTUA	^	APPI	LESOFT II EA	ASIC	<u>-</u> ,
	BOOT ROM			ROM SET		
	*****	*****	***	******	****	****
ROM CARD	* *	* *	* *	* *	* *	* . *
INTEGER	* F8 *	* F0 *	* E8 *	* E0 *	* D8 *	* DO *
BASIC	341-0004	341-0003	341-0002	341-0001	* empty *	* 341-00 <b>1</b> 6
	F80 <b>0</b>	F00 <b>0</b>	E800	E00 <b>0</b>	D80 <b>0</b>	D000
·	OLD F8 ROM	^ I!	TEGER BASIC	3	EMPTY POSITION	PROGRAMMER'S AID ROM

# PRE-RELEASE VERSION

## THE APPLE VIDEO DISPLAY

### The Apple Video Display

Display type: Memory mapped into system RAM

Display modes: Text, Low-Resolution Graphics,

High-Resolution Graphics

Text capacity: 960 characters (24 lines, 40 columns)

Character type:  $5 \times 7$  dot matrix

Character set: Upper case ASCII, 64 characters

Character modes: Normal, Inverse, Flashing

Graphics capacity: 1,920 blocks (Low-Resolution)

in a 40 by 48 array

53,760 dots (High-Resolution)

in a 280 by 192 array

Number of colors: 16 (Low-Resolution Graphics)

6 (High-Resolution Graphics)




## **Apple II Computer Technical Information**

## APPLE II / APPLE II-PLUS LEVEL II SERVICE REFERENCE MANUAL

### **Pre-Release Version**

## CHAPTER 2 VIDEO DISPLAY



# Written by Apple Computer, Inc. • Level II Service Center 1981

( This page is not part of the original service manual )

#### SCREEN FORMAT

Three different kinds of information can be shown on the video display to which your Apple is connected:

- 1). Text. The Apple can display 24 lines of numbers, special symbols, and upper case letters with 40 of these characters on each line. These characters are formed in a dot matrix 7 dots high and 5 dots wide. There is a one-dot wide space on either side of the character and a one-dot high space above each line.
- 2). Low-Resolution Graphics. The Apple can present 1,920 colored squares in an array 40 blocks wide and 48 blocks high. The color of each block can be selected from a set of sixteen different colors. There is no space between blocks, so that any two adjacent blocks of the same color look like a single, larger block.
- 3). High-Resolution Graphics. The Apple can also display colored dots on a matric 280 dots wide and 192 dots high. The dots are the same size as the dots which make up the Text characters. There are six colors available in the High-Resolution Graphics mode: black, white, red, blue, green, and violet. For Apples with Revision 0 boards, there are four colors: black, white, green and violet. Each dot on the screen can be either black, white, or a color, although not all colors are available for every dot.

When the Apple is displaying a particular type of information on the screen, it is said to be in that paricular "mode". Thus, if you see words and numbers on the screen, you can reasonably be assured that your Apple is in Text mode. Similarly, if you see a screen full of multicolored blocks, your computer is probably in Low-Resolution Graphics mode. You can also have a fourline "caption" of text at the bottom of either type of graphics screen. These four lines replace the lower 8 rows of blocks in Low-Resolution Graphics, leaving a 40 by 40 array. In High-Resolution Graphics, they replace the bottom 32 rows of dots, leaving a 280 by 160 matrix. You can use these "mixed modes" to display text and graphics simultaneously, but there is no way to display both graphics modes at the same time.

### SCREEN MEMORY

The video display uses information in the system's RAM memory to generate its display. The value of a single memory location controls the appearence of a certain, fixed object on the screen. This object can be a character, two stacked colored blocks or a line of seven dots. In Text and Low-Resolution Graphics mode, an area of memory containing 1,024 locations is used as the source of the screen information. Test and Low-Resolution Graphics share this memory area. High-Resolution Graphics mode, a seperate, larger area (8,192 locations) is needed because of the greater amount of information which is being displayed. These areas of memory are usually called "pages". The area reserved for High-Resolution Graphics is sometimes called the "picture buffer" because it is commonly used to store a picture or drawing.

# PRE-RELEASE VERSION

#### SCREEN PAGES

There are actually two areas from which each mode can draw its information. The first area is called the "primary pages" or "Page 1". The second area is called the "secondary page" or "page 2" and is an area of the same size immediately following the first area. The secondary page is useful for storing pictures or text which you want to be able to display instantly. A program can use the two pages too perform animation by drawing on one page while displaying the other and suddenly flipping pages.

Text and Low-Resolution Graphics share the same memory range for the secondary page, just as they share the same range for the primary page. Both mixed modes which were described above are also available on the secondary page, but there is no way to mix the two pages on the same screen.

### SCREEN SWITCHES

The devices which decide between the various modes, pages, and mixes are called "soft switches". They are switches because they have two positions (for example: on or off, text or graphics) and they are called "soft" because they are controlled by the software of the computer. A program can "throw" a switch by referencing the special memory location for that switch. The data which are read from or written to the location are irrelevant; it is the reference to the address of the location which throws the switch.

There are eight special memory locations which control the setting of the soft switches for the screen. They are set up in pairs; when you reference one location of the pair you turn its corresponding mode "on" and its companion mode "off". The pairs are:

	Table 5: Screen Soft Switches									
Location: Hex Decimal			Description:							
\$C050	49232	-16304	Display a GRAPHICS mode.							
\$CØ51	49233	-16303	Display TEXT mode.							
\$C052	49234	-16302	Display all TEXT or GRAPHICS.							
SCØ53	49235	-16301	Mix TEXT and a GRAPHICS mode.*							
SC054	49236	-16300	Display the Primary page (Page 1).							
SCØ55	49237	-16299	Display the Secondary page (Page 2).							
SCØ56	49238	-16298	Display LO-RES GRAPHICS mode.*							
\$C057	49239	-16297	Display HI-RES GRAPHICS mode.*							

There are ten distinct combinations of these switches:

Table 6: Screen Mode Combinations									
Prin	ary Page		Secor	dary Page					
Screen	Switches	S	Screen	Switches	3				
All Text	\$C054	\$CØ51	All Text	\$CØ55	\$CØ51				
All Lo-Res	\$CØ54	\$C056	All Lo-Res	\$CØ55	\$C056				
Graphics	\$CØ52	\$C050	Graphics	\$CØ52	\$C050				
All Hi-Res	\$CØ54	\$C057	All Hi-Res	\$CØ55	\$C057				
Graphics	\$CØ52	\$C050	Graphics	\$CØ52	\$C050				
Mixed Text	\$CØ54	\$C056	Mixed Text	\$CØ55	\$C056				
and Lo-Res	\$CØ53	\$C050	and Lo-Res	\$CØ53	\$C050				
Mixed Text	\$CØ54	\$C057	Mixed Text	\$C055	\$C057				
and Hi-Res	\$CØ53	\$C050	and Hi-Res	\$C053	\$C050				



### TEXT MODE

In the Text mode, the Apple can display 24 lines of characters with up to 40 characters on each line. Each character on the screen represents the contents of one memory location from the memory range of the page being displayed. The character set includes the 26 upper-case letters, the 10 digits, and 28 special characters for a total of 64 characters. The characters are formed on a dot matrix 5 dots wide and 7 dots high. There is a one-dot wide space on both sides of each character to seperate adjacent lines. The characters are normally formed with white dots on a dark background; however, each character on the screen can also be displayed using dark dots on a white background or alternating between the two to produce a flashing character. When the Video Display is in Text mode, the video circuitry in the Apple turns off the color burst signal to the television monitor, giving you a clearer black-and-white display. (This feature is not present on the Revision 0 board).

The area of memory which is used for the primary text page starts at location number 1024 and extends to location number 2047. The secondary screen begins at location number 2048 and extends up to location 3071. In machine language, the primary page is from hexadecimal address \$400 to address \$7FF; the secondary page is from \$800 to \$BFF. Each of these pages is 1,024 bytes long. Those of you intrepid enough to do the multiplication will realize that there are only 960 characters displayed on the screen. The remaining 64 bytes in each page which are not displaced on the screen are used as temporary storage locations by programs stored on PROM on Apple Intelligent Interface peripheral boards.

Photo 6 shows the sixty-four characters available on the Apple's screen.





Photo 6. The Apple Character Set.

PRE-RELEASE VERSION






Figure 1. Map of the Text Screen

				Tab	le 7:	AS	CII	Scre	en C	hara	cters					
												Non	mai			
		inve	rse			Flash	ing		(Con	roi)					(Lowe	rcase)
			32	48	64	80	96	112	128	144	160	176	192	268	224	246
ecimal	•	16		530	540	\$50	\$60	\$70	580	598	SAB	\$80	SCB	SDO	SEO	SFO
Hex	580	SIF	520			P		0	@	Р		0	@	P		0
0 S0	@	P		0	@	_	1	1	A	Q	!	1	Α	Q	!	1
1 \$1	Α	Q	!	i	Α .	Q		2	В	Ř	-	2	В	R	•	2
2 52	В	R	•	2	В	R		3	c	S	#	3	C	S	#	3
3 \$3	С	S	#	3	С	S	#	-	D	T	S	4	D	T	S	4
4 54	D	T	\$	4	D	T	\$	4	E	Ü	%	5	Ε	Ü	%	5
5 \$5	Ε	U	%	5	E	U	%	5	1	٧	&	6	F	v	&	6
6 \$6	F	V	&	6	F	٧	&	6	F	w		7	G	w		7
7 \$7	G	W	•	7	G	W	Ţ.	7	G		1	8	Н	х	(	8
1 58	Н	X	(	8	Н	X	(	8	Н	X	1	9	1	Y	)	9
9 59	1	Y	)	9	1	Y	)	9	1	Y	'.			Z		:
10 SA	J	Z	•	:	J	Z	•	:	]	Z			ĸ	ī	+	:
11 58	K	[	+	;	K	[	+	;	K	l .	+	·	1	ì		<
12 SC	L	Ì	,	<	L	\	•	<	L	,		<	M	ì	-	-
13 50	М	1	_	-	М	}	-	-	M	j	_	-		,		>
14 SE	N	:		>	N	•		>	N	•		>	N		1 ;	•
14 SE	1		,	?	0		1	?	0		1/	?	0			

Table 7. ASCII Screen Character Set

### THE LOW-RESOLUTION GRAPHICS (LO-RES) MODE

In the Low-Resolution Graphics mode, the Apple presents the contents of the same 1,024 locations of memory as is on the Text mode, but in a different format. In this mode, each byte of memory is displayed not as an ASCII character, but as two colored blocks, stacked one atop the other. The screen can show an array of blocks 40 wide and 48 high. Each block can be any of sixteen colors. On a black-and-white television set, The colors appear as patterns of grey and white dots.

Since each byte in the page of memory for Low-Resolution Graphics represents two blocks on the screen, stacked vertically, each byte is divided into two equal sections, called (appropriately enough) "nybbles". Each nybble can hold a value from zero to 15. The value which is in the lower nybble of the byte determines the color for the upper block of that byte on the screen, and the value which is in the upper nybble determines the color for the lower block on the screen, and the value which is in the upper nybble determines the color for the lower block on the screen. The colors are numbered zero to 15, see table 8.

Colors may vary from television to television, particularly on those without hue controls. You can adjust the tint of the colors by adjusting the COLOR TRIM control on the right edge of the apple board.

So, a byte containing the hexadecimal value \$D8 would appear on the screen as a brown block on top of a yellow block. Using decimal arithmetic, the color of the lower block is determined by the remainder.

Figure 2 is a map of the Apple's display in Low-Resolution Graphics mode, with the memory location addresses for each block on the screen.

Since the Low-Resolution Graphics screen displays the same area in memory as is used for the Text screen, interesting things happen if you switch between the Text and Low-Resolution Graphics modes. For example, if the screen is in the Low-Resolution Graphics mode and is full of colored blocks, and then the TEXT/GRAPHICS screen switch is thrown to the Text mode, the screen will be filled with seemingly random text characters, sometimes inverse or flashing. Similarly, a screen full of test when viewed in Low-Resolution Graphics mode appears as long horizontal grey, pink, green or yellow bars separated by randomly colored blocks.

Table 8: Low-Resolution Graphics Colors								
Decimal	Hex	Color	Decimal	Hex	Color			
0	\$0	Black	8	\$8	Brown			
1	\$1	Magenta	9	\$9	Orange			
2	\$2	Dark Blue	10	\$A	Grey 2			
3	\$3	Purple	11	\$B	Pink			
4	\$4	Dark Green	12	\$C	Light Green			
5	\$5	Grey 1	13	\$D	Yellow			
6	\$6	Medium Blue	14	\$E	Aquamarine			
7	\$7	Light Blue	15	\$F	White			

PRE-RELEASE VERSION




Figure 2. Map of the Low-Resolution Graphics Mode

# PRE-RELEASE WERSION

### THE HIGH-RESOLUTION GRAPHICS (HI-RES) MODE

The Apple has a second type of graphics display, called High-Resolution Graphics ("HIRES"). When your Apple is in the High-Resolution Graphics mode, it can display 53,760 dots in a matrix 280 dots wide and 192 dots high. The screen can display black, white, violet, green, red, and blue dots, although there are some limitations concerning the color of individual dots.

The High-Resolution Graphics mode takes its data from an 8,192-byte area of memory, usually called a "picture buffer". There are two separate picture buffers: one for the primary page and one for the secondary page. Both of these buffers are independent of and separate from the memory areas used for Text and Low-Resolution Graphics. The primary page picture buffer for the High-Resolution Graphics mode begins at memory location number 8192 and extends up to location number 16383; the secondary page picture buffer follows on the heels of the first at memory location number 16384, extending up to location number 24575. For those of you with sixteen fingers, the primary page resides from \$2000 to \$3FFF and the secondary page follows in succession at \$4000 to \$5FFF. If your Apple is equipped with 16k (16,384 bytes) or less of memory, then the secondary page is inaccessible to you; if its memory size is less than 16k, then the entire High-Resolution Graphics mode is unavailable to you.

Each dot on the screen represents one bit from the picture buffer. Seven of the eight bits in each byte are displayed on the screen, with the remaining bit used to select the colors of the dots in that byte. Forty bytes are displayed on each line of the screen. The least significant bit (first bit) of the first byte in the line is displayed on the left edge of the screen, followed by the second bit, then the third, etc. The most significant (eight) bit is not displayed. Then follows the first bit of the next byte, and so on. A total of 280 dots are displayed on each of the 192 lines of the screen.

On a blank-and white-monitor or TV set, the dots whose corresponding bits are "On" (or equal to 1) appear white; the dots whose corresponding bits are "off" or (equal to 0) appear black. On a color monitor or TV, it is not so simple. If a bit is "OFF", its corresponding dot will always be black. If a bit is "ON" however, its color will depend upon the position of that dot on the screen. If the dot is in the leftmost column on the screen, called "column 0", or in any even-numbered column, then it will appear violet. If the dot is in the rightmost column (column 279) or any odd-numbered column then it will appear green. If two dots are placed side-by-side, they will both appear white. If the undisplayed bit of a byte is turned on, then the colors blue and red are substituted for violet and green, respectively. Thus, there are six colors available in the High-Resoltion Graphics mode, subject to the following limitations:

- 1) Dots in even columns must be black, violet, or blue.
- 2) Dots in odd columns must be black, green, or red.
- 3) Each byte must be either a violet/green byte or a blue/red byte. It is not possible to mix green and blue, violet and blue, or violet and red in the



### same byte.

- 4) Two colored dots side by side always appear white, even if they are different bytes.
- 5) On European-modified Apples, these rules apply but the colors generated in the High-Resolution Graphics mode may differ.

Figure 3 shows the Apple's display screen in High-Resolution Graphics mode with the memory addresses of each line on the screen.




Figure 3. Map of the High-Resolution Graphics Screen

PRE-RELEASE VERSION

### EURAPPLE (50 HZ) MODIFICATION

APPLE 11's can be modified to generate a video signal compatible with the CCIR standard used in many European countries. To make this modification, just cut the two X-shaped pads on the right edge of the board about nine inches from the back of the board, and solder together the three O-shaped pads in the same locations (See photo 5). You can then connect the video connector of your Apple to a European standard closed-circuit black-and-white or color video monitor. If you wish, you can obtain a "Eurocolor" encoder to convert the video signal into a PAL or SECAM standard color television signal suitable for use with any European television receiver. The encoder is a small printed circuit board which plugs into the rightmost peripheral slot (slot 7) in the Apple and connects to the single video output pin.

THE EUROPEAN MODIFICATION IS NOT COMPLETE AND WE DO NOT SUPPORT OR RECOMMEND MODIFICATION OF APPLES FOR EUROPEAN TELEVISION SIGNALS.




Photo 5. Eurapple (50 hz) Jumper Pads.

# PRE-RELEASE VERSION

### THE KEYBOARD

### The Apple Keyboard

Number of Keys: 52

Coding: Upper Case ASCII

Number of codes: 91

Output: Seven bits, plus strobe

Power requirements: +5v at 120mA

-12v at 50mA

Rollover: 2 key

Special keys: CTRL

ESC RESET REPT

Memory mapped locations:

Hex Decimal


Data \$C000 49152 Clear \$C010 49168

49168 -16368

-16384

# PRE-RELEASE

# VERSION



"Photo" 3. The Apple Keyboard.




## **Apple II Computer Technical Information**

## APPLE II / APPLE II-PLUS LEVEL II SERVICE REFERENCE MANUAL

### **Pre-Release Version**

## CHAPTER 3 KEYBOARD



# Written by Apple Computer, Inc. • Level II Service Center 1981

( This page is not part of the original service manual )

#### KEYBOARD

Theory of Operation

The APPLE 11 has a built-in 52-key typewriter-like which communications using the American Standard Code for Information Interchange (ASCII)\*. Ninety-one of the 96 upper-case ASCII characters can be generated directly by the keyboard. Table 2 shows the keys on the keyboard and their associated ASCII codes. Photo 3 is a diagram of the keyboard.

The keyboard is electrically connected to the main circuit board by a 16-conductor cable with plugs at each end that plug into standard integated circuit sockets. One end of this cable is connected to the keyboard, the other end plugs into the APPLE board's keyboard connector, near the very front edge of the board, under the keyboard itself. The electrical specifications for this connector are given in Chapter 2.

The keyboard sends seven bits of information which together form one character. These seven bits, along with another signal which indicates when a key has been pressed, are available to most programs as the contents of a memory location. Programs can read the current state of the keyboard by reading the contents of this location. When you press a key on the keyboard, the value in the location becomes 128 or greater, and the particular value it assumes is the numeric code for the character which was typed. Table 3 shows the ASCII characters and their associated numeric codes. The location will hold this one value until you press another key, or until your program tells the memory location to forget the character it's holding.

Once your program has accepted and understood a keypress, it should tell the keyboard's memory location to "release" the character it is holding and prepare to receive a new one. Your program can do this by referencing another memory location. When you reference this other location, the value contained in the first location will drop below 128. This value will stay low until you press another key. This action is called "clearing the keyboard strobe". Your program can either read or write to the special memory location; the data which are written to or read from that location are irrelevant. It is the mere reference to the location which clears the keyboard strobe. Once you have cleared the keyboard strobe, you can still recover the code for the key which was last pressed by adding 128 (hexadecimal \$80) to the value in the keyboard location.

Table 11 shows the special memory locations used by the keyboard:

The RESET key at the upper right-hand corner does not generate an ASCII code, but instead is directly connected to the microprocessor. When this key is pressed, all processing stops. When the key is released, the computer starts a reset cycle.

When you turn your APPLE'S power switch ON or press and release the RESET key, the APPLE'S 6502 microprocessor initiates a RESET cycle. It begins by jumping into a subroutine in the APPLE'S Monitor ROM. In the two different versions of the ROM, the Monitor ROM and the Autostart ROM, the RESET cycle does very different things.

VERSION

The CTRL and SHIFT keys generate no codes by themselves, but only alter the codes produced by other keys.

The REPT key, if pressed alone, produces a duplicate of the last code that was generated. If you press and hold down the REPT key while you are holding down a character key, it will act as if you were pressing that key repeatedly at a rate of 10 presses each second. This repetition will cease when you release either the character key or REPT.

The ESC key, when pressed causes the APPLE'S input subroutines to go into an escape mode. In this mode, eleven keys have separate meanings, called "escape codes". When you press one of these eleven keys, the APPLE will perform the function associated with that key. After it has performed the function, The APPLE will either continue or terminate escape mode, depending upon which escape code was performed. If you press any key in escape mode which is not an escape code, then that keypress will be ignored and escape mode will be terminated. The APPLE recognizes eleven escape codes, eight of which are pure cursor moves, which simply move the cursor without altering the screen or the input line, and three of which are screen clear codes, which simply blank part or all of the screen.

The backspace key <---- when pressed moves the cursor over the printed text and deletes unwanted chars. This is extremely useful when correcting a typographical error.

The RETYPE key ----> when pressed has the same effect as typing the character which is under the cursor. This is extremely useful for re-entering the remainder of a line which you have backspaced over to correct a typographical error.

		Table	2: Keys	and Th	eir Associate	d ASCII	Codes			]	
Key	Alone	CTRL	SHIFT	Both	Key	Alone	CTRL	SHIFT	Both	1	
space	SAØ	SAØ	SAØ	\$AØ	RETURN	\$8D	\$8D	\$8D	\$8D	Ī	
0	\$B0	\$B0	\$BØ	\$BØ	G	\$C7	\$87	<b>\$C7</b>	\$87		
1!	\$B1	\$B1	<b>\$</b> A1	\$A1	н	\$C8	\$88	\$C8	\$88	!	
2"	\$B2	\$B2	<b>\$</b> A2	\$A2	1	\$C9	\$89	<b>\$</b> C9	\$89		
3#	\$B3	<b>\$B</b> 3	\$A3	\$A3	J	\$CA	\$8A	\$CA	\$8A	6.0	
4\$	\$B4	\$B4	\$A4	\$A4	K	\$CB	\$8B	\$CB	\$8B		
5%	\$B5	<b>\$B</b> 5	<b>\$</b> A5	<b>\$A</b> 5	L	\$CC	\$8C	\$CC	\$8C		
6&	\$B6	\$B6	<b>\$</b> A6	\$A6	M	\$CD	\$8D	\$DD	\$9D		
7'	\$B7	\$B7	<b>\$A</b> 7	\$A7	N^	\$CE	\$8E	\$DE	\$9E	ппп	
8(	\$B8	\$B8	\$A8	\$A8	0	\$CF	\$8F	\$CF	\$8F		
9)	\$B9	\$B9	<b>\$</b> A9	\$A9	P@	\$DØ	\$90	\$CØ	\$80	<u></u>	
:*	\$BA	\$BA	\$AA	\$AA	Q	\$D1	<b>\$</b> 91	<b>\$</b> D1	<b>\$</b> 91	-	· —
j ;+	\$BB	\$BB	\$AB	\$AB	R	\$D2	\$92	\$D2	\$92	1777	(2/2)
,<	\$AC	\$AC	\$BC	\$BC	S	\$D3	\$93	<b>\$</b> D3	\$93		$\subseteq \mathcal{D}$
-=	\$AD	\$AD	\$BD	\$BD	Т	\$D4	\$94	<b>\$D4</b>	\$94	0.00	
.>	\$AE	\$AE	\$BE	\$BE	U	\$D5	\$95	\$D5	\$95		
/?	\$AF	\$AF	\$BF	\$BF	V	\$D6	<b>\$</b> 96	<b>\$</b> D6	\$96	Ū	
A	\$C1	\$81	<b>\$</b> C1	\$81	w	\$D7	\$97	<b>\$</b> D7	\$97	Lin	
В	\$C2	\$82	<b>\$</b> C2	\$82	X	\$D8	\$98	\$D8	\$98		
- C	\$C3	\$83	<b>\$</b> C3	\$83	Y	\$D9	\$99	\$D9	\$99		
D	\$C4	\$84	<b>\$</b> C4	\$84	Z	\$DA	\$9A	\$DA	\$9A		
E	\$C5	\$85	<b>\$</b> C5	\$85	→	_\$88	\$88	\$88	\$88		
F	\$C6	\$86	<b>\$</b> C6	\$86	-	\$95	\$95	\$95	\$95		
					ESC	\$9B	\$9B	\$9B	\$9B		

All codes are given in hexadecimal. To find the decimal equivalents, use Table 3.

			1. 2. 1	Cha AS	CII Ch	aracter	Set		
Deci	mai:	128	144	160	176	192	208 SD0	224 \$EØ	240 \$FØ
<i></i>	Hex:	\$80	\$90	SAØ	SBØ	\$C9	P	320	P
0	50	nul	dle		Ø	@ A	Q	a	q
1	\$1	soh	dcl	!	1	В	Ř	ь	ī
2	<b>\$2</b>	stx	dc2	#	3	č	S	С	S
3	<b>\$</b> 3	etx	dc3 dc4	<b>*</b>	4	Ď	T	d	t
4	<b>\$4</b>	eot	nak	%	5	E	U	e	u
5	<b>\$</b> 5 <b>\$</b> 6	ack	syn	&	6	F	V	f	٧
6	<b>\$</b> 7	bei	etb	•	7	G	W	g h	w x
8	\$8	bs	can	(	8	H	X Y	i	ŷ
9	\$9	ht	em	)	9	i T	Z	i	z
10	\$A	lf	sub	•	:	K	ĩ	k	{
11	\$B	VI	esc		,	L	Ň	1	
12	\$C	ff	fs es	, _	_	M	j	m	}
13	\$D	CT	gs rs		>	N	•	n	
14 15	SE SF	so	us	Ì	?	0		0	rut

T	able 1: I	(eyboard S	Special Locations	
Location Hex	1:	imal	Description	10
SC000	49152	-16384	Keyboard Data	
SC010	49168	-16368	Clear Keyboard Strobe	

# PRE-RELEASE VERSION

### KEYBOARD VARITIES

The first Apple keyboard was built by Datanetics, assembly number 01-0425. The built-in keyboard was built around a MM5740 monolithic keyboard decoder ROM. The inputs to this Rom, on pins 4 through 12 and 22 through 31, are connected to the matrix of keyswitches on the keyboard. The outputs of this Rom are buffered by a 7404 and are connected to the Apple's Keyboard Connector.

The keyboard decoder rapidly scans through the array of keys on the keyboard, looking for one which is pressed. This scanning action is controlled by the free-running oscillator made up of three sections of a 7400 at keyboard location U4. The speed of this oscillation is controlled by C6, R6, and R7 on the keyboard's printed -circuit board. This keyboard is non-serivable.

The second Apple keyboard was also built by Datanetics, assembly number 01-0551-0. The keyboard comes with a redesigned keyboard made up of two parts, mechanical assembly (power light and 52 key switch matrix), and encoder board (contains all electronic components). This style uses the same key switch that was used on the old style keyboard (Assembly #01-0425). The replacement procedure for this key switch is found in Appendix D.

The third Apple keyboard was built by the keyboard Company which is located in Garden Grove, California. This style uses a new key switch whose replacement procedure is described in Appendix D. This style does not require the aluminum bracket stand-offs. This keyboard is referred to as an ALPS switchable with low profile or sculpured key caps. It also contains an encoder board seperate from the mechanical assembly.

The fourth Apple keyboard was also built by the Keyboard Company. This keyboard is described as a bucket keyboard. It also is a two piece keyboard with a detachable encoder board and a non-repairable mechanical assembly. This keyboard offers two types of keycaps low profile and sculpured.

All the keyboards described above use the same encoder board except the first keyboard built by Datanetics. Each keyboard is built around a AY-5-3600 keyboard encoder Rom. The inputs to this ROM, on pins 17 through 26 and 36 through 40 are connected to the matrix of keyswitches on the keyboard. The outputs of this ROM are buffered by a 74LSO4 and are connected to the Apple keyboard connector.

The keyboard decoder rapidly scans through the array of keys on the keyboard, looking for one which has been pressed. This scanning action is controlled by the free running oscillator made up of three sections of a 74LS00 at location B3 on the separate encoder board. The speed of this oscillation is controlled by C7, R7, and R8 on the encoder board.



### ENCODER BOARD

Theory of Operation:

The keyboard is a scanning encoder scheme. It uses a clock formed by 3 gates from B4 (74LS00), and 2 resistor with a capacitor to generate a 75 KHZ scan rate. The scan sequences through all of it's inputs looking for a transition. When it finds a transition it takes the X,Y co-ordinance of the key pressed and produces an ASCII character. This character corresponds to the key pressed.

The keyboard is also capable of repeating a particular character by activating the REPEAT key. This causes the some character to output with the strobe pulsing at 1 HZ or 1 character per/second. This repeat circuit is formed by a LM555 Monolithic Timer chip. It forms a square wave clock that pulses the data strobe line on and off for each repeat or a desired character.

The Encoder is a AY-5-3600-931 MOS chip which converts X,Y co-ordinates into ASCII Characters. It has inputs for Scan Clock, Repeat Clock, and Control Key functions. The output is held in the enable mode by pulling it to ground.


The keys are arranged in a matrix that has 5 columns and 10 rows. Each key on the board is a cross point switch which shorts a unique X,Y location on the matrix. Each key has it's own X and Y. This produces a unique address for each key. The encoder sequences through it's key addresses until an X causes a Y to go to logic 1. When this occurs we have a key press and the encoders current address in the sequence corresponds to a data byte which is the ASCII Character desired. It then presents this ASCII Character as it's output and generates a strobe.


When a Shift or Control Character is desired the appropriate CTRL or SHIFT key is pressed in conjunction with the selected key value. This alters the addressing of the encoder to produce the character with the bit pattern of a control character. The SHIFT key and CTRL key give us the function of many keys with few keep switches.

On the input to the encoder there is a debounce circuit. This circuit prevents the same key from being read two or more times. If it see's a second key press of the same key too soon it will ignore that signal. This delay in sampling is approximately the time it takes to depress and release a key switch. When a key is bouncing it will give a transition on the way down when pressed and also on the way up when it springs back into place. This sampling is quick enough that a ligitimate multipule character will be accepted.

When typing on the Apple II keyboard the fastest human operator will never loose a character as the key board has N Key roll over. This means that the keyboard is scaned at a faster rate than a human typist can generate characters.

VERSION





### AUTOSTART ROM/MONITOR ROM

All Apple 11 Plus Systems include the Autostart Monitor ROM. All other Apple systems do not contain the Autostart ROM, but instead have the Apple System Monitor ROM. This version of the ROM lacks some of the features present in the Autostart ROM, but also has some features which are not present in that ROM. The main differences in the two ROMS are listed below.

Editing Controls: The ESC-I,J,K, and M sequences, which move the cursor up, left, right, and down, respectively, are not available in the Old Monitor

Stop-List: The Stop-List feature (invoked by a CTRL S, which allows you to introduce a pause into the output of most BASIC or machine language programs or listings, is not available in the Old Monitor ROM.

The RESET cycle: When you first turn on your Apple or press RESET, the Old Monitor ROM will send you directly into the Apple System Monitor, instead of initiating a warm or cold start as described in AUTOSTART ROM RESET.

#### AUTOSTART ROM RESET

Apples with the Autostart ROM begin their RESET cycles by flipping the soft switches which control the video screen to display the full primary page of Text mode, with Low-Resolution Graphics mixed mode lurking behind the veil of text. It then opens the text window to its full size, drops the output cursor to the bottom of the screen, and sets Normal video mode. Then it sets the COUT and KEYLN switches to use the APPLE'S internal keyboard and video display as the standard input and output devices. It flips annunciators 0 and 1 OFF and annunciators 2 and 3 ON the Game I/O connector, clears the keyboard strobe, turns off any active I/O Expansion ROM and sounds a "beep!".

These actions are performed every time you press and release the RESET key on your APPLE. At this point, the Autostart ROM peeks into two special locations in memory to see if it's been RESET before or if the APPLE has just been turned on, then the Autostart ROM performs a "cold start" otherwise, it does a "warm start".

1)Cold Start. On a freshly activated Apple, RESET cycle continues by clearing the screen and displaying "APPLE 11" top and center. It then sets up the special locations in memory to tell itself that it's been powered up and RESET. Then it starts looking through the rightmost seven slots in your APPLE'S backplane, looking for a Disk 11 Controller Card. It starts the search with Slots 7 and continues down to Slot 1. If it finds a disk controller card, then to proceeds to bootstrap the Apple Disk Operating System (Dos) from the diskette in the disk drive attached to the controller card it discovered. You can find a descripition of the disk bootstrapping procedure in Do's and Don't of DOS. Apple part number A2L0012, page 11.

If the Autostart ROM cannot find a Disk 11 controller card, or you press RESET again before the disk booting procedure has completed, then the RESET cycle will continue with a "lukewarm start". It will initialize and jump into the language which is installed on ROM on your APPLE. For a Revision O APPLE, either without and Apples of the Description of the language which is installed on ROM or your APPLE.

VERSION

its controlling switch in the DOWN position, the Autostart ROM will start Apple Interger Basic. For Apple II-plus systems, or Revision O Apple IIs with the Applesoft 11 Firmware card with the switch in the UP position, The Autostart ROM will begin Applesoft 11 Floating-Point BASIC.

2)Warm Start. If you have an Autostart ROM which has already performed a cold start cycle, then each time you press and release the RESET key, you will be returned to the language you were using, with your program and variables intact.

"OLD MONITOR" ROM RESET

A RESET cycle in the Apple 11 Monitor ROM begins by setting Normal video mode, a full screen of Primary Page text with the Color Graphics mixed mode behind it, a fully-opened text window, and Apple's standard keyboard and video screen as the standard input and output devices. It sounds a "beep!", the cursor leaps to the bottom line of the uncleared text screen, and you find yourself facing an asterisk (\*) prompt and talking to the Apple System Monitor.



## PRE-RELEASE

#### SUBROUTINES

Almost every program and language on the APPLE needs some soft of input from the keyboard, and some way to print information on the screen. There is a set of subroutines stored in the APPLE'S ROM which handle most of the standard input and output from all programs and languages on the APPLE.

The subroutines in the APPLE'S ROM which perform these input and output functions are called by various names. These names were given to the subroutines by their authors when they were written. The APPLE itself does not recognize or remember the names of its own machine language subroutines, but it's convenient for us to call these subroutines by their given names.

#### Standard Output:

The standard output subroutine is called COUT. COUT will display uppercase letters, numbers, and symbols on the screen in either Normal or Inverse mode. It will ignore control characters except RETURN, the bell character, the line feed character, and the backspace character.

The COUT subroutine maintains its own invfsible "output cursor"\* (the position at which the next character is to be placed). Each time COUT is called, it places one character on the screen at the current cursor position, replacing whatever character was there, and moves the cursor one space to the right. If the cursor is bumped off the right edge of the screen, then COUT shifts the cursor down to the first postion on the next line. If the cursor passes the bottom line of the screen, the screen "scrolls" up one line and the cursor is set to the first postion on the newly blank bottom line.

When a RETURN character is sent to COUT, it moves the cursor to the first postion of the next line. If the cursor falls off the bottom of the screen, the screen scrolls as described above.

#### The Stop-List Feature:

When any program or language sends a RETURN code to COUT, COUT will take a quick peek at the keyboard. If you have typed a CTRL S since the last time Cout looked at the keyboard, then it will stop and wait for you to press another key. This is called the Stop-List Feature. This feature is not present on APPLES without the Autostart ROM. When you press another key, COUT will then output the RETURN code and proceed with normal output. The code of the key which you press to end the Stop-List mode is ignored unless it is a CTRL C. If it is, then COUT passes this character code back to the program or language which is sending output. This allows you to terminate a BASIC program or listing by typing CRTL C while you are in Stop-List mode.

A line feed character causes COUT to move its mythical output cursor down one line without and horizontal motion at all. As always, moving beyond the bottom of the screen causes the screen to scroll and the cursor remains at its same position on a fresh bottom line.

A backspace character moves the imaginary cursor one space to the left. If the cursor is bumped off the left edge, it is reset to the rightmost

position on the previous line. If there is no previous line (if the cursor was at the top of the screen), the screen does not scroll downwards, but instead the cursor is placed again at the rightmost position on the top line of the screen.

When Cout is sent a "bell" character (CTRL G), it does not change the screen at all, but instead produces a tone from the speaker. The tone has a frequency of 100 Hz and lasts for 1/10th of a second. The output cursor does not move for a bell character.

#### Standard Input:

There are actually two subroutines which are concerned with the gathering of standard input: RDKEY, which fetches a single keystroke from the keyboard, and GETLN, which accumulates a number of keystrokes into a chunk of information called an input line.

#### RDKEY:

The primary function of the RDKEY subroutine is to wait for the user to press a key on the keyboard, and then report back to the program which called it with the code for the key which was pressed. But while it does this, RDKEY also performs two other helpful tasks:

- 1).Input Prompting. When RDKEY is activated, the first thing it does is make visible the hidden output cursor. This accomplishes two things: it reminds the user that the APPLE is waiting for a key to be pressed, and it also associates the input it wants with a particular place on the screen. In most cases, the input prompt appears near a word or phase describing what is being requested by the particular program or language currently in use. The input cursor itself is a flashing representation of whatever character was at the position of the output cursor. Usually this is the blank character, so the input cursor most often appears to be a flashing square. When the user presses a key, RDKEY dutifully removes the input cursor and returns the value of the key which was pressed to the program which requested it. Remember that the output cursor is just a position on the screen, but the input cursor is a flashing character on the screen. They usually move in tandem and are rarely separated from each other, but when the input cursor disappears, the output cursor is still active.
- 2). Ramdon Number Seeding. While it waits for the user to press a key, RDKEY is continually adding 1 to a pair of numbers in memory. When a key is finally pressed, these two locations together represent a number from 0 to 65,535, the exact value of which is quite unpredictable. Many programs and languages use this number as the base of a random number generator. The two locations which are randomized during RDKEY are numbers 78 and 79 (hexadecimal \$4E and \$4F).

#### GETLN:

The vast majority of input to the APPLE is gathered into chunks called input lines. The subrountine in the APPLE'S ROM called GETLN requests an input line from the keyboard, and after getting one, returns to the program which called it. GETLN has many features and nuances, and it is good to be



familiar with the services it offers.

When called, GETLN first prints a prompting character, or "prompt". The Prompt helps you to identify which program has called GETLN requesting input. A prompt character of an asterisk (\*) represents the System Monitor, a right caret (>) indicates Apple Integer BASIC, a right bracket (]) is the prompt for Applesoft 11 BASIC, and an exclamation point (!) is the hallmark of the APPLE Mini-Assembler. In addition, the question-mark prompt (?) is used by many programs and languages to indicate that a user program is requesting input. From your (the user) point of view, the Apple simply prints a prompt and displays an input cursor. As you type, the charcaters you type are printed on the screen and the cursor moves accordingly. When you press RETURN, the entire line is sent off to the program or language you are talking to, and you get another prompt.

Actually, what really happens is that after the prompt is printed, GETLN calls RDKEY, which displays an input cursor. When RDKEY returns with a keycode, GETLN stores that keycode in an input buffer and prints it on the screen where the input cursor was. It then calls RDKEY again. This continues until the user presses RETURN. When GETLN recieves a RETURN code from the keytboard, it sticks the RETURN code at the end of the input buffer, clears the remainder of the screen line the input cursor was on, and sends the RETURN code to COUT (see above). GETLN then returns to the program which called it. The program or language which requested input may now look at the entire line, all at once, as saved in the input buffer.

At any time while you are typing a line, you can type a CTRL X and cancel that entire line. GETLN will simply forget everything you have typed, print a backslash (\), skip to a new line, and display another prompt, allowing you to retype the line. Also, GETLN can handle a maximum of 255 characters in a line. If you exceed this limit, GETLN will cancel the entire line and you must start over. To warn you that you are approaching the limit, GETLN will sound a tone every keypress starting with the 249th character.

GETLN also allows you to edit and modify the line you are typing in order to correct simple typographical errors. A quick introduction to the standard editing functions and the use of the two arrow keys, <---- and ---->, appears in the section entitled Keyboard Theory.

## PRE-RELEASE VERSION




### Apple II Computer Technical Information

### APPLE II / APPLE II-PLUS LEVEL II SERVICE REFERENCE MANUAL

### **Pre-Release Version**

## CHAPTER 4 POWER SUPPLY



# Written by Apple Computer, Inc. • Level II Service Center 1981

( This page is not part of the original service manual )

Distributed under the Creative Commons License on page 4

Page 0041 of 0367

# PRE-RELEASE WERSINN

POWER SUPPLY

Theory of Operation

The metal box on the left side of the interior is the power supply. It supplies four volages +5v, -5.2v, +11.8v, and -12.0v. It is a high-frequency "switching" type power supply, with many protective features to ensure that there can be no imbalances between the different supplies. The main power cord for the computer plugs directly into the back of the power supply. The power on switch is also on the power supply itself, to protect you and your fingers from accidently becoming part of the high voltage power supply circuit.

The Apple power supply first converts the AC line voltage into a DC voltage and then uses this DC voltage to drive a high-frequency oscillator. The output of this oscillator is fed into a small transformer with many windings. The voltages on the secondary windings are then regulated to become the output voltages.

The +5 volt output voltage is compared to a reference voltage, and the difference error is fed back into the oscillator circuit. When the power supply's output starts to move out of its tolerances the frequency of the oscillator is altered and the volages return to their normal levels. If by chance one of the output voltages of the power supply is short-circuited a feed back circuit in the power supply stops the oscillator and cuts all output circuits. The power supply then pauses for about 1/2 second and then attempts to restart the oscillations. If the output is still shorted, it will stop and wait again. It will continue this cycle until the short circuit is removed or the power is turned off.

If the output connector of the power supply is disconnected from the Apple board, the power supply will notice this "no load" condition and effectively short-circuit itself. This activates the protection circuits described above, and cuts all power output. This pervents damage to the power supply's internals.

If one of the output volages leaves its tolerance range, due to any problen either within or external to the power supply, it will again shut itself down to prevent damage to the components on the Apple board. This insures that all voltages will either be correct and in porportion, or they will be shut off.

When one of the above fault conditions occurs, the internal protection circuits will stop the oscillations which drive the transformer. After a short while, the power supply will perform a restart cycle, and attempt to oscillate again. If the fault condition has not been removed, the supply will again shut down. This cycle can continue infinitely without damage to the power suply. Each time the oscillator shuts down and restarts, its frequency passes through the audible range and you can hear the power supply squeal and squeak. Thus, when a fault occurs, you will hear a steady "click click click" emanating from the power supply. This is your warning that something is wrong with one of the voltage outputs.

Under no circumtances should you apply more than 140 VAC to the input

of the transformer (or more than 280 VAC when the supply's switch is in the 220V position, if so equipped). Permanent damage to the supply will result.

THE APPLE POWER SUPPLY

Input Voltages: 107vac to 132vac

214vac to 264vac

Supply voltages: +5.0

+11.0

-12.0

+5.2

Power Consumption: 60 watts max. (full load)

79 watts max.(intermittent

Full Load Power Output:

+5v: 2.5amp

-5v: 250ma

+12v: 1.5amp(~2.5amp intermittent)

-12v: 250ma

Operating Temperture:

55c(131 degrees fareheit)

PRE-RELEASE

VERSION

#### POWER SUPPLY VARITIES

Physical Description:

Four basic power supplies have been used on the Apple II since it was first introduced. Modifications and changes to the power supplies have been incorporated during the normal evolution of Apple II, which have made new part numbers necessary to identify modifications to each basic model. The four basic power supplies, modifications, changes and part numbers in order of production are:

Note: Apple supports all of the power supplies listed below except the first one which is being phased out. The RFI version is the only available new power supply.

1) Apple Power Supply (P/N 600--0026) (EM/N 600-9026)

The first power supply used in the Apple 11 computers was manufactured by Apple. A description on how the power supply functions is found in the theory portion of this chapter. To physically distinguish the first Apple power supply from the others note the toggle on/off switch on the outside of the case.

2) Apple Power Supply (P/N 605-5001) (EM/N 605-9001)

Designed and marketed by Apple Computer. Identified by the Apple Part number A2M001 on the back of the case. The case is Silver is color. On the back of the case indiciates UL recognition.

3) Astec Model AA11040 Standard (P/N 605-5703) (EM/N 605-9703)

Astec is a manufacturer of power supplies in Hong kong. The third power supply used in the Apple 11 computers was model 11040 built by Astec. The 11040 standard power supply was more cost effective and had a higher reliability rate than the Apple power supply. The physical difference can be seen in photo 2.

a. Switchable Version Astec Model AAll040 Standard (P/N 605-6001) (EM/N 605-9001)

Note the on/off switch and the black cover protecting the switchable 115 v/230 v switch. The model number AA 11040 is located on the power supply. The 11040 standard power supply is not U/L approved but U/L reconized.

4) Astec Model AA11040B (P/N 652-0337) (EM/N 652-9337)

European Version Astec Model AA11040B (P/N 699-0049) (EM/N 699-9049)

The fourth power supply which is model number 11040-B was built by Astec to meet U/L approval. Astec removed the outside 115v/230v switch and now uses jumpers on the PCB to determine whether it is to be a 115v or 230v power supply.

a) RFI Version Astec Model AA11040B:

110 volt (P/N 652-0337) (EM/N 652-9337)



220 volt (P/N 699-0049) (EM/N 699-9049)

Astec Model AA11040B with Astec production numbers 55073241 through 55074240 and all AA11040B units beginning with 55079547 are RFI. Astec production numbers are stamped in the case on the left side of the unit. RFI units are also identified by a red dot on the back of the power supply.

All RFI power supplies are UL Recognized.










Photo 2. The back of the Apple Power Supply.











\* R32 AND \* R25 +5V OUTPUT ADJUST

PRE-RELEASE VERSION


ASTEC POWER Supply Model AA 11040 B





Page 0052 of 0367

Distributed under the Creative Commons License on page 4






### **Apple II Computer Technical Information**

## APPLE II / APPLE II-PLUS LEVEL II SERVICE REFERENCE MANUAL

### **Pre-Release Version**

## CHAPTER 5 CONNECTORS



# Written by Apple Computer, Inc. • Level II Service Center 1981

( This page is not part of the original service manual )

Distributed under the Creative Commons License on page 4

Page 0054 of 0367

#### PERIPHERAL CONNECTORS

Along the back of the Apple's main board is a row of eight long "slots", or Peripheral Connectors. Into seven of these eight slots, you can plug any of many Peripheral Interface boards designed especially for the Apple. In order to make the peripheral cards simpler and more versatile, the Apple's circuitry has allocated a total of 280 byte locations in the memory map for each of the seven slots. There is also a 2K byte "commmon area", which all peripheral cards in your Apple can share.

Each slot on the board is individually numbered, with the leftmost slot called "Slot 0" and the rightmost called "Slot 7". Slot 0 is special it is meant for RAM, ROM, or Interface expansion. All other slots (1 through 7) have special control lines going to them which are active at different times for different slots.

The pin out for these connectors is given in Figure 21, and the signal descriptions are given in Table 33.




Figure 21. Peripheral Connector Pinout

Table 33: Peripheral Connector Signal Description					
Pin:	Pin: Name: Description:				
1	I/O SELECT	This line, normally high, will become low when the microprocessor references page $SCn$ , where $n$ is the individual slot number. This signal becomes active during $\Phi\theta$ and will drive 10 LSTTL loads. This signal is not present on peripheral connector $\theta$ .			
2-17	AØ-A15	The buffered address bus. The address on these lines becomes valid during $\Phi 1$ and remains valid through $\Phi 0$ . These lines will each drive 5 LSTTL loads.			
18	R/₩	Buffered Read/Write signal. This becomes valid at the same time the address bus does, and goes high during a read cycle and low during a write. This line can drive up to 2 LSTTL loads*.			
19	SYNC	On peripheral connector 7 only, this pin is connected to the video timing generator's SYNC signal IN INTERPOLATION FOR STATE ONLY.			
20	I/O STROBE	This line goes low during $\Phi\theta$ when the address bus contains an address between SC800 and SCFFF. This line will drive 4 LSTTL loads.			
21	RDY	The 6502's RDY input. Pulling this line low during \$\Phi\$1 will halt the microprocessor, with the address bus holding the address of the current location being fetched.			
22	DMA	Pulling this line low disables the 6502's address bus and halts the microprocessor. This line is held high by a $\frac{1}{2}$ K $\Omega$ resistor to $+5v$ .			
23	INT OUT	Daisy-chained interrupt output to lower priority devices. This pin is usually connected to pin 28 (INT IN).			
24	DMA OUT	Daisy-chained DMA output to lower priority devices. This pin is usually connected to pin 22 (DMA IN).			
25	+5 <b>v</b>	+5 volt power supply. 500mA current is available for all peripheral cards.			
26	GND	System electrical ground.			

Loading limits are for each peripheral card.

## PRE-RELEASE VERSION

		Table 33 (cont'd): Peripheral Connector Signal Description				
Pir	1:	Name:	Description:			
27		DMA IN	Daisy-chained DMA input from higher priority devices. Usually connected to pin 24 (DMA OUT).			
<b>25</b>	<b>?</b>	INT IN	Daisy-chained interrupt input from higher priority devices. Usually connected to pin 23 (INT OUT).			
29	•	<u>īMī</u>	Non-Maskable Interrupt. When this line is pulled low the Apple begins an interrupt cycle and jumps to the interrupt handling routine at location \$3FB.			
30	)	ĪRQ	Interrupt ReQuest. When this line is pulled low the Apple begins an interrupt cycle only if the 6502's I (Interrupt disable) flag is not set. If so, the 6502 will jump to the interrupt handling subroutine whose address is stored in locations \$3FE and \$3FF.			
3	1	RES	When this line is pulled low the microprocessor begins a RESET cycle (see page 36).			
3	2	ĪNĦ	When this line is pulled low, all ROMs on the Apple board are disabled. This line is held high by a $K\Omega$ resistor to $+5v$ .			
3	3	-12v	-12 volt power supply. Maxmum current is 200mA for all peripheral boards.			
3	4	-5v	-5 volt power supply. Maximum current is 200mA for all peripheral boards.			
3	35	COLOR REF	On peripheral connector 7 only, this pin is connected to the 3.5MHz COLOR REFerence signal of the video generator.			
3	36	7 <b>M</b>	7MHz clock. This line will drive 2 LSTTL loads*.			
	37	Q3	2MHz asymmetrical clock. This line will drive 2 LSTTL loads*.			
	38	Ф1	Microprocessor's phase one clock. This line will drive 2 LSTTL loads*.			
	39	USER 1	This line, when pulled low, disables all internal I/O address decoding**.			

<sup>\*</sup> Loading limits are for each peripheral card. \* See page 99.



	Table 33 (cont'd):	Peripheral Connector Signal Description
Pin:	Name:	Description:
40	Φ <b>θ</b>	Microprocessor's phase zero clock. This line will drive 2 LSTTL loads*.
41	DEVICE SELECT	This line becomes active (low) on each peripheral connector when the address bus is holding an address between $COnO$ and $COnF$ , where $n$ is the slot number plus \$8. This line will drive 10 LSTTL loads.
42-49	D <b>6</b> -D7	Buffered bidirectional data bus. The data on this line becomes valid 300nS into $\Phi\emptyset$ on a write cycle, and should be stable no less than 100ns before the end of $\Phi\emptyset$ on a read cycle. Each data line can drive one LSTTL load.
50	+12v	+12 volt power supply. This can supply up to 250mA total for all peripheral cards.

# PRE-RELEASE VERSION

#### SPEAKER CONNECTOR

The Apple's internal speaker is driven half of a 74LS74 flip-flop through a Darlington amplifer circuit. The speaker connector is a Molex KK100 series connector, with two square pins, .25 inch tall, on .10 inch centers.

The connector coming from the speaker is plugged into the socket labeled speaker between rows A and B on the rightmost section of the motherboard.

	Table 32: Speaker Connector Signal Descriptions -						
Pin:	Name:	Description:					
1	SPKR	Speaker signal. This line will deliver about .5 watt into an 8 Ohm load.					
2	+ 5 v	+5 volt power supply.					



Figure 20. Speaker Connector



Distributed under the Creative Commons License on page 4

Page 0059 of 0367

#### KEYBOARD CONNECTOR

The data from the Apple's keyboard goes directly to the RAM data multiplexers and latches, the two 74LS257's at locations B6 and B7. The STROBE line on the keyboard connector sets a 74LS74 flip-flop at location B10. When the I/O selector activates its "O" line, the data which is on the seven inputs on the keyboard connector, and the state of the strobe flip-flop, are multiplexed onto the Apple's data bus. The keyboard connector plugs into the A-7 socket on the main logic board.

Table 30: Keyboard Connector Signal Descriptions				
Pin:	Name:	Description:		
1	+5v	+5 volt power supply. Total current drain on this pin must be less than 120mA.		
2	STROBE	Strobe output from keyboard. This line should be given a pulse at least $10\mu$ s long each time a key is pressed on the keyboard. The strobe can be of either polarity.		
3	RESET	Microprocessor's RESET line. Normally high, this line should be pulled low when the RESET button is pressed.		
4,9,16	NC	No connection.		
5-7, 10-13	Data	Seven bit ASCII keyboard data input.		
8	Gnd	System electrical ground.		
15	-12v	-12 volt power supply. Keyboard should draw less than 50mA.		





Figure 18. Keyboard Connector Pinouts





#### POWER CONNECTOR

This connector mates with the cable from the Apple power supply. This is an Amp #9-3028-1 six pin male connector. The connector leads from the power supply and plugs into the K-l socket of the main logic board.

		Table 31: Power Connector Pin Descriptions
Pin:	Name:	Description:
1,2	Ground	Common electrical ground for Apple board.
3	+5 <b>v</b>	$+5.0$ volts from power supply. An Apple with 48K of RAM and no peripherals draws $\sim 1.5$ amp from this supply.
4	+12v	+12.0 volts from power supply. An Apple with 48K of RAM and no peripherals draws ~400ma from this supply.
5	-12v	-12.0 volts from power supply. An Apple with 48K of RAM and no peripherals draws ~12.5ma from this supply.
6	5 <b>v</b>	-5.0 volts from power supply. An Apple with 48K of RAM and no peripherals draws ~0.0ma from this supply.




Figure 19. Power Connector



#### GAME I/O CONNECTOR

The purpose of the Game I/O Connector is to allow you to connect special input and output devices to heighten the effect of programs in general, and specifically, game programs. This connector allows you to connect three one-bit inputs, four one-bit outputs, a data strobe, and four analog inputs to the Apple, all of which can be controlled by your programs. Supplied with your Apple is a pair of Game Controllers which are connected to cables which plug into the Game I/O Connector. The two rotary dials on the controllers are connected to two analog inputs on the connector; the two pushbuttons are connected to two of the one-bit inputs.

+5v [	10	16	NC
PBØ	2	15	ANØ
PB1	3	14	ANI
PB2	4	13	AN2
CØ4Ø STROBE	5	12	AN3
GCØ	6	11	GC3
GC2	7	10	GC1
GC2 Gnd	6	9	NC
Gna	٠,		,

Figure 16.
Game I/O Connector Pinouts

Table 29: Game I/O Connector Signal Descriptions				
Pin:	Name:	Description: +5 volt power supply. Total current drain on this pin must be		
1	+5v	+5 volt power supply. Total current drain enter less than 100mA.		
2-4	PBØ-PB2	Single-bit (Pushbutton) inputs. These are standard 74LS series TTL inputs.		
5	C040 STROBE	A general-purpose strobe. This line, normally high, goes low during ΦØ of a read or write cycle to any address from \$C040 through \$C04F. This is a standard 74LS TTL output.		
6,7,10,11	GCØ-GC3	Game controller inputs. These should each be connected through a 150K Ohm variable resistor to +5v.		
8	Gnd	System electrical ground.		
12-15	ANØ-AN3	Annunciator outputs. These are standard 74LS series TTL outputs and must be buffered if used to drive other than TTL inputs.		
9.16	NC	No internal connection.		



#### CASSETTE INTERFACE JACKS

The two female miniature phone jacks on the back of the Apple 11 can connect your Apple to a normal home cassette tape recorder.

Cassette Input Jack:

This jack designed to be connected to the "Earphone" or "Monitor" output jacks on most tape recorders. The input voltage should be 1 volt peak to peak (nominal). The input impedance is 12K ohms.

Cassette Output Jack:

This jack is designed to be connected to the "Microphone" input on most tape recorders. The output voltage is 25mv into a 100 Ohm impedance load.

## PRE-RELEASE VERSION

#### VIDEO OUTPUT

#### RCA Jack:

On the back of the Apple board, near the right edge is a standard RCA phono jack. The sleeve on this jack is connected to the Apple's common ground and the tip is connected to the video output signal through a 200 ohm potentiometer. This potentiometer can adjust the voltage on this connector from 0 to 1 volt peak.

#### Auxilary Video Connector:

On the right side of the Apple board near the back is a Molex KK100 series connector with four square pins, .25 inch on .10 inch centers. This connector supplies the composite video output and two power supply voltages. This connector is illustrated in figure 15 with a signal description in Table 28.

#### Auxilary Video Pin:

This single metal wire-wrap pin below the Auxilary Video Output Connector supplies the same video signal available on that connector. It is meant to be a connection point for Eurapple PAL/SECAM encoder boards.

ι —	Table 28: Auxiliary Video Output Connector Signal Descriptions					
Pin	Name	Description				
1	GROUND	System common ground; 0 volts.				
2	VIDEO	NTSC compatible positive composite video. Black level is about .75 volt, white level about 2.0 volt, sync tip level is 0 volts. Output level is not adjustable. This is not protected against short circuits.				
3	+12v	+12 volt power supply.				
4	-5v	-5 volt line from power supply.				




Figure 15. Auxiliary Video Output Connector and Pin.




### **Apple II Computer Technical Information**

## APPLE II / APPLE II-PLUS LEVEL II SERVICE REFERENCE MANUAL

### **Pre-Release Version**

## CHAPTER 6 OTHER INPUT / OUTPUT FEATURES



# Written by Apple Computer, Inc. • Level II Service Center 1981

( This page is not part of the original service manual )

#### "USER 1" JUMPER

There is and unlabeled pair of solder pads on the Apple board, to the left of slot 0, called the "User 1" jumper. This jumper is illustrated in Photo 8. If you connect a wire between these two pads, then the USER 1 line on each peripheral connectors becomes active. If any peripheral card pulls this line low, all internal I/O decoding is disabled. The I/O SELECT and the DEVICE SELECT lines all go high and will remain high while USER 1 is low, regardless of the address on the address bus.





Photo 8. The USER 1 Jumper.



#### OTHER INPUT/OUTPUT FEATURES

Input: Cassette Input

Three One-bit Digital Inputs

Four Analog Inputs

OUTPUT: Cassette Output

Built-In Speaker

Four "Annunciator" Outputs
Utility Strobe Output

PRE-RELEASE VERSION

The Cassette Interface

On the back edge of the Apple's main board, on the right side next to the VIDEO connector, are two small black packages labelled "IN" and "OUT". These are miniature phone jacks into which you can plug a cable which has a pair of minature phono plugs on each end. The other end of this cable can be connected to a standard cassette tape recorder so that your Apple can save information on audio cassette tape and read it back again.

The connector marked "OUT" is wired to yet another soft switch on the Apple board. This is another toggle switch, like the speaker switch. The soft switch for the cassette out-put plug can be toggled by referencing memory location number 49184 (or the equivalent-16352 or hexadecimal \$CO20). Referencing this location will make the voltage on the OUT connector swing from zero to 25 millivolts (one forieth of a volt), or return from 25 millivolts back to zero. If the other end of the cable is plugged into the MICROPHONE input of a cassette tape recorder which is recording into a tape, this will produce a tiny "click" on the recording. By referencing the memory location associated with the cassette output soft switch repeatedly and frequently, a program can produce a tone on the recording. By varying the pitch and duration of this tone, information may be encoded on a tape and saved for later use.

Be forewarned that if you attempt to flip the soft switch for the cassette output by writing to its special location, you will actually generate two "clicks" on the recording. The reason for this is mentioned in the describtion of the speaker. You should only use "read" operations when toggling the cassette output soft switch.

The other connector, marked "IN", can be used to "listen" to a cassette tape recording. Its main purpose is to provide a means of listening to tones on the tape, decoding them into data, and storing them in memory. Thus, a program or data set which was stored on cassette tape may be read back in and used again.

The input circuit takes a l volt (peak-to-peak) signal from the cassette recorder's EARPHONE jack and converts it into a sting of ones and zeroes. Each time the signal applied to the input circuit swings from positive to negative, or vice-versa, the input circuit changes state: if it was sending ones, it will start sending zeroes, and vice versa. A program can inspect the state of the cassette input circuit by looking at memory location number 49248 or the equivalents-16288 or hexidecimal \$CO60. If the value which is read from this location is greater than or equal to 128, then the state is a "one", if the value in the memory location is less than 128, then the state

is a "zero". Although BASIC programs can read the state of the cassette input circuit, the speed of a BASIC program is usually much too slow to be able to make any sense out of what it reads. There is, however, a program in the System Monitor which will read the tones on a cassette tape and decode them.


#### THE SPEAKER

Inside the Apple's case, on the left side under the keyboard, is a small 8 ohm speaker. It is connected to the internal electronics of the Apple so that a program can cause it to make various sounds.

The speaker is controlled by a soft switch. The switch can put the paper cone of the speaker in two positions: "in" and "out". This soft switch is not like the soft switches controlling the various video modes, but is instead a toggle switch. Each time a program references the memory address a associated with the speaker switch, the speaker will change state: change from "in" to "out" or vice-versa. Each time the state is changed, the speaker produces a tiny "click". By referencing the address of the speaker switch frequently and continuously, a program can generate a steady tone from the speaker.

The soft switch for the speaker is associated with memory location number 49200. Any reference to this address (or the equivalint addresses-16336 or hexidecimal \$CO30) will cause the speaker to emit a click.

A program can "reference" the address with memory location for the speaker by performing a "read" or "write" operation to that address. The data which are read or written are irrelevant, as it is the address which throws the switch. Note that a "write" operation on the Apple's 6502 microprocessor actually performs a "read" before the "write", so that if you use a "write" operation to flip and soft switch, you will actually throw that switch twice. For toggle-type soft switches, such as the speaker switch, this means that a "write" operation to the special location controlling the switch will leave the switch in the same state it was in before the operation was performed.



PRE-RELEAS WERSION

#### ANNUNCIATOR OUTPUTS

The four one-bit outputs are called "annunciators". Each annunciator output can be used as an input to some other electronic device, or the annunciator outputs can be connected to circuits to drive lamps, relays, speakers, etc.

Each annunciator is controlled by a soft switch. The addresses of the soft switches for the annunciators are arranged into four pairs, one pair for each annunciator. If you reference the second address in the pair, you turn the annunciator's output "on". When an annunciator is "off", the voltage on its pin on the Game I/O Connector is near 0 volts; when an annunciator is "on", the voltage is near 5 volts. There are no inherent means to determine the current setting of an annunciator bit. The annunciator soft switches are:

Table 9: Annunciator Special Locations				
Address:				
Ann.	State	Dec	imal	Hex
0	off	49240	-16296	\$CØ58
	on	49241	-16295	SCØ59
1	off	49242	-16294	\$CØ5A
	on	49243	-16293	SCØ5B
2	off	49244	-16292	\$C05C
	on	49245	-16291	\$CØ5D
3	off	49246	-16290	\$C05E
	on	49247	-16289	\$CØ5F



#### STROBE OUTPUT

There is an additional output, called CO40 STROBE, which is normally +5 volts but will drop to zero volts for a duration of one-half microsecond under the control of a machine language or BASIC program. You can trigger this "strobe" by referring to location 49216 (-16320 or \$CO40). Be aware that if you perform a "write" operation to this location, you will trigger the strobe twice.

#### ONE-BIT INPUTS

The three one-bit inputs can each be connected to either another electronic device or to a pushbutton. You can read the state of any of the on-bit inputs from a machine language or BASIC program on the same manner as you read the Cassette input, above, the locations for the three one-bit inputs have the addresses 49249 through 49251 (-16287 through -16285 or hexidecimal \$C061 through \$C063).

#### ANALOG INPUTS

The four analog inputs can be connected to 150k Ohm varible resistors or potentiometers. The variable resistance on an input varies, the timing characteristics of its corresponding timing circuit change accordingly. Machine language programs can sense the changes on the timing loops and obtain a numerical value corresponding to the position of the potentiometer.

Before a program can start to read the setting of a potentiometer, it must first reset the timing circuits. Location number 49264 (-16272 or




### **Apple II Computer Technical Information**

### APPLE II / APPLE II-PLUS LEVEL II SERVICE REFERENCE MANUAL

### **Pre-Release Version**

## CHAPTER 7 MOTHERBOARD



# Written by Apple Computer, Inc. • Level II Service Center 1981

( This page is not part of the original service manual )

hexidecimal \$C070) does just this. When you reset the timing circuits, the values contained in the four locations 49252 through 49255 (-16284 through -16281 ir \$C064 through \$C067) become greater than 128 (their high bits are set). Within 3,060 milliseconds, the values contained on these four locations should drop below 128. The exact time it takes for each location to drop in value is directly proportional to the setting of the game paddle associated with that location. If the potentiometers connected to the analog inputs have a greater resistance than 150k Ohms, or there are no potentiometers connected, then the values in the game controller locations may never drop to zero.



PRE-RELEASE VERSION

MAIN LOGIC BOARD

THEORY OF OPERATION

The APPLE II's Main Logic Board represents the full range of integration from simple gates to highly dense microprocessor and memory chips. Much of the power of the APPLE II logic circuitry comes from the use of medium-scale (MSI) integrated circuits. These include multiplexers, shift registers, counters and decoders.

This Theory of Operation contains detailed descriptions of medium-scale ICs as they apply to the APPLE II design. It was written with the understanding that the reader has had exposure to simple gates and memory/microprocessor circuits. Since almost none of the APPLE II's use of medium-scale IC's is straightforward, each MSI package is described before detailing how it functions in the APPLE II. In cases where an MSI device is used in several sections of the circuit board, the functional description will be repeated. If you already know how a device functions you may want to pass over the device's functional description, and concentrate on how it fits into the APPLE II design.

This material is especially intended for the Service Technician, but it should also be helpful to individuals who need to interface hardware to the APPLE II.

There are three sections to this chapter:

- 1. The written part, which breaks the Main Logic Board into 11 sections verbally guides you through the APPLE II logic within each section, with appropriate overlapping between sections.
- 2. A block diagram and ten schematic drawings (Figures S1 S11) which show the APPLE II logic circuits within each section.
- 3. A System Timing Diagram which graphically shows the timing signals within the Main Logic Board and includes a state diagram of the Sync Counters.

The goal of this chapter is to allow you to understand how the APPLE II works, using the schematics to refresh your memory when necessary. The written part is intended to help you through the schematics, and should be read WITH the schematics and System Timing Diagram.

As a practical note, the Service Technician will want to be able to get around on the Main Logic Board using a scope. It is suggested that an "open APPLE II" be created using a logic board, keyboard, power supply and monitor. As signals are described they can be observed as well, thus speeding up learning.

Effort has been made to keep each section complete unto itself at the risk of making this part of the manual redundant at times. This will allow you to read the sections in any order you want to. Please read SECTION 1: OVERVIEW first to get a general flavor.

One great asset to the the Service Technician is a working knowledge of the software contained in the APPLE II's F8 Monitor and the various APPLE II "soft switch" commands. The F8 Monitor is well documented in Chapter 9 and the

soft switches in Chapter 2.

Lastly, a few details:

ICs are identified on the Main Logic Board using an X-Y coordinate system. The X coordinate ranges from 1 to 14 with position 1 on the far left and position 14 on the far right as you face the keyboard. The Y coordinate ranges alphabetically from A (bottom row) to K (top row) as you face the keyboard. IC "B2", for example, locates the 74S86 in the second row and column from the lower left edge of the Main Logic Board. Pin numbers are indicated with a dash following the IC location. "B2-8" therefore locates pin 8 of the 74LS86 at B2.

Three types of TTL (Transistor-Transistor Logic) are used in the APPLE II. They are:

Standard TTL (example: "74166")... These parts are used only occasionally in the APPLE II and are electrically similar to Fairchild's 9000 series. APPLE part numbers of each type are prefixed with "301" so that the part number for "74166" becomes "301-0166", and the part number for "9334" becomes "301-9334".

Low-power Shottky TTL (example: "74LS195")... These ICs combine fast switching times with power needs similar to standard TTL. These chips are used in the high frequency System Timing section of APPLE II. The corresponding APPLE part numbers begin with "307" so that "74S195" becomes "307-0195".

ICs of the above types will be described once in each section using the full part name, and then will be abbreviated as follows:

"74175" becomes "175"

"74LS138" becomes "138"

"74166" becomes "166"

Signals which are active low are indicated with a single quote (') following the signal's mnemonic as in RAS (Row Address Strobe).

Numbers in base 16 (hexadecimal) are preceded with a "\$".



PRE-RELEASI VERSION

OVERVIEW

SECTION 1

The Main Logic Board is one of a family of modules which make up the APPLE II product line. It is one of three "essential" modules which comprise a minimum APPLE II system. These essential modules are:

- 1. MAIN LOGIC BOARD. This is the large printed-circuit board which takes up most of the space inside the APPLE II's case. It is an integrated single board computer and video display terminal. With it we can display text or graphics through an external monitor, or using an inexpensive modulator, through an ordinary television set.
- POWER SUPPLY. This square metal box sits on the upper left-hand corner as you face the keyboard. It supplies all the power requirements needed by the APPLE II.
- 3. KEYBOARD. The keyboard sends parallel ASCII characters to the Main Logic Board and allows programs or data to be manually entered.

In addition to these essential modules, peripheral devices may by connected to the APPLE II by installing printed-circuit cards into one of the eight connectors at the back of the Main Logic Board. These include disc drives, printers, etc. Circuits within the Main Logic Board allow control signals to be sent to each peripheral card under program control.


The Main Logic Board is the nucleus of the APPLE II computer. Figure S-1 is a Block Diagram of the logic board divided into 11 sections. Each section will by described briefly in this chapter.

The APPLE II Main Logic Board is both a computer and video display device; Random-Access Memory (RAM) is commonly shared by both. The computer end is controlled by a Synertek-MOS Technology 6502 microprocessor which generates 16-bit Addresses (via the System Address Bus) and one system control output, the R/W´ (Read-Write´) line. The Address generated by the 6502 points to a memory or I/O (input-output) location, and the R/W´ line controls the direction of data over an eight-bit Data Bus. Some of the data flowing into the 6502 contains instructions, called opcodes, which direct the microprocessor to perform certain tasks.

The video circuits also generate an address to memory. All of the accesses to memory by the video circuits are memory reads which cause a byte of data to be sent to the Video Generator adds sync pulses and a color burst signal to the video data to produce composite video, available from an RCA jack behind the computer.

Making all of this possible are the System Timing ciruits which coordinate the timing events of both the microprocessor and the video circuits.

Here's a quick guide to the topic of each remaining sections. The appropriate schematic will be the same as the section's number. For Section 4 (Sync Counters) for example, the appropriate schematic would be Figure S-4.



SECTION 2: MPU and System Bus. Signals to and from the 6502 microprocessor are isolated from the System Busses by bus drivers. These chips also create Direct Memory Access (DMA) capability. System Timing signal "PHASE ZERO" drives the microprocessor's clock input.

Section 3: Reference Oscillator and System Timing. Here a variety of timing signals are created.

One Mhz signals PHASE ZERO and PHASE ONE are used to select alternately between the microprocessor and the video bus cycles (memory accesses). These signals also enable circuits such as Peripheral I/O which use the System (buffered 6502) Busses. LDPS advances the Sync Counters at one Mhz. LD194 controls when the Video Generator's graphics circuits load a new byte of data.

Two Mhz signals RAS' (Row Address Strobe) are timing signals to the APPLE II's dynamic RAM which receives an address in two steps (multiplexed). AX' controls when the RAM Address Mux circuits do the actual multiplexing. Q3 is available for general use.

Other System Timing signals include the 3.58 Mhz COLOR REF signal, 7M and 14M. These signals are used by the Video Generator.

SECTION 4: Sync Counters. Clocked by the one Mhz LDPS' signal, these four binary counters generate six horizontal and eight vertical timing signals. In the horizontal direction, signals HO through H5 go through 65 states (40 microseconds of "live" characters and 25 microseconds of blanking). In vertical direction, signals VA, VB, VC, and VO - V4 go through 262 state (192 "live" and 70 blanking). In text mode, VA, VB, and VC select one of the eight vertical scan lines within each character. Signals VO - V4 point to a row of characters out of 245 possible rows.

SECTION 5: ROM Memory. The Apple II stores some programs permanently in 2K byte Read-Only Memory (ROM) ICs. Six ROMs may reside in the Main Logic Board for a total of 12K bytes of storage. Several different ROM variations are currently being offered, but every stock APPLE II offers and F8 (machinelangage) Monitor and a high-level BASIC language in ROM.

SECTION 6: RAM Select. Random-Access Memory (RAM) is stored in three rows of 16K-bit RAMs for a total of 48K bytes of on-board R/W memory. A given byte-wide row of RAM is selected when it recieves the CAS' signal. This Section describes how that happens and describes how RAM address line A6 is driven.

SECTION 7: RAM Address Mux. This describes the circuits which allow both microprocessor and video circuits to access memory, and describes the function of some circuits which modify the Sync Counter outputs to create a Video Address.

SECTION 8: RAM Memory. The RAMs and their data latches are described here.

SECTION 9: Peripheral I/O. The Main Logic Board offers expansion capability via eight plug-in connectors. Three control signals, Device Select (DEV SEL'), I/O Select (I/O SEL') and I/O Strobe (I/O STRB') appear at each



connector and make control over the peripheral device possible.

SECTION 10: On-Board I/O. The Apple II offers on-board I/O (Input/Output) circuits which include the keyboard, video display and the built-in loudspeaker.

SECTION 11. Video Generator. The Apple II displays text characters and also operates in two graphics modes. This section describes how video data is created for each mode.

It will be helpful to have the System Timing Diagram and the appropriate detailed schematic alongside when tracing through the logic. The detailed schematics are of the REV O board and as such do not accurately show the current APPLE II circuitry in all cases.

PRE-RELEASE VERSION

# PRE-RELEASE VERSION

MPU AND SYSTEM BUS

SECTION 2

The 6502 microprocessor is the heart of the APPLE II computer. The 6502 is an eight bit parallel, single chip processor with a repetoire of 56 instructions. Signals coming in and out of the 6502 divide into three groups of related signals, or "busses".

#### 1. ADDRESS BUS (AO - A15)

These 16 lines point to 2~16, or 65,536 unique locations in memory. The address lines coming from the 6502 cannot be placed into a high impedance or "floating" conditions. Also, they lack the drive capability to power both the on-board chips and peripheral cards which make use of them. 8T97 tristate buffers are then used to connect the 6502's address lines AO - Al5 to the System Address Bus. The Address Bus, as presented by the 6502, is valid about 200ns before the rising edge of the PHASE ZERO clock and is valid until after the PHASE ZERO clock falls. When PHASE ZERO is high, or its inverse, PHASE ONE, is low, a valid address is present on the Address Bus. For this reason, PHASE ZERO is used as a high-going enable, and PHASE ONE as a low going enable to ICs which use the System Address lines as inputs. These ICs include the motherboard 138s which are decoders for ROM and I/O space, and various chips on the peripheral cards.

The DMA' signal, normally pulled high through an on-board lK ohm resistor, drives inverter input C11-13. If a peripheral device pulls this signal low, it causes the 8T97s to become high impedance, which released the Address Bus to the peripheral device.

#### 2. DATA BUS (DO - D7)

The Data Bus allows eight bits of data to be transferred to or from the 6502. When the 6502 performs a READ operations, data flows from the DATA Bus into the 6502. When a WRITE operation occurs, data passes from the 6502 onto the Data Bus.

As in the case of the address lines, the 6502 data lines are also buffered — this time with 8T28 bus tranceivers. Pins 1 and 15 of each 8T28 are tied together, and form a receive / transmit input. Driving this input is C14-8 This signal goes low only when R/W' and the 6502's internal PHASE ONE goes low. Data from the 6502 will then be gated onto the System Data Bus. The 6502's PHASE ONE is used instead of the PHASE ONE from System Timing because the flow of data across the Data Bus must closely follow the 6502's internal timing. The 6502's PHASE ONE clock is produced when it inverts the PHASE ZERO signal, as provided by B11-3, and lags the System Timing PHASE ONE by a few nanoseconds.

During a READ cycles, data to the 6502 must be valid at least  $100 \mathrm{ns}$  prior to the falling edge of PHASE ZERO.

During a WRITE cycle, data from the 6502 is valid roughly 200ns before the falling edge of PHASE ZERO.

#### 3. CONTROL BUS

This bus comprises six signals:

RES', NMI', IRQ', RDY, which connect directly to the processor.

R/W', which is buffered by one of the 8T97 gates.

DMA', which is implemented in hardware surrounding the 6502.

The RES' line is a "wake up" signal to the 6502 and causes it to begin executing code, starting at the address pointed to by locations \$FFFC and \$FFFD in memory. This signal goes low for about 150 milliseconds after system power-up and whenever the RESET key is pressed.

NMI' is a non-maskable (unconditional) interrupt input which causes the 6502 to save its current address and then jump to the address pointed to by locations \$FFFA and \$FFFB.

IRQ' is much like NMI except that the I flag internal to the 6502 must be at a logic "0" in order for this interrupt to be acknowledged by the CPU. The 6502 then jumps to the location pointed to by locations \$FFFE and \$FFFF.

RDY is an input intended to extend read cycles by 1 microsecond when the 6502 is connected to slow memory devices such as EPROM ICs. This input is sampled during PHASE ONE. If the RDY input is low (not-RDY) the CPU will then delay for one microsecond before reading the data.

All of the \$FFFA-\$FFFF locations point into the F8 MONITOR ROM which permanently stores these indirect addresses or "vectors". This allows the system to be able to handle any of these input signals immediately upon power-up.

The R-W' line controls the direction of data flow to and from the 6502. Like the Address Bus, it is also valid roughly 200ns before the rising edge of PHASE ZERO. Similarly, PHASE ZERO can be used as a negative-going enable and PHASE ONE as a positive-going enable for any IC using R/W as an input.

DMA', when held low, causes both the System Address Bus And the System Data Bus to tristate. An external device can pick up the busses and perform its own memory or I/O transfers. This signal should be brought low during II.

When running a program, the 6502 first performs a fetch cycle by reading an opcode from memory. Then the 6502 executes the opcode, which could be a memory read or write instruction, an instruction to move data between two of the 6502's internal registers, etc. After this the 6502 then fetches another instructions and the pattern repeats. This fetch-execute pattern is called an instruction cycle. The time it takes for each instruction cycle varies from 2 to 6 microseconds with the APPLE II's Mhz clock.



# PRE-RELEASE WERSION

#### REFERENCE OSCILLATOR AND SYSTEM TIMING

#### SECTION 3


The Reference Oscillator consists of a differential amplifier made from discrete components, and a quartz crystal. The base of Ql forms the different amp's inverting input and is held at AC ground (+5 V). The base of Q2 and the collector of Ql form the amplifier's non-inverting input and output, respectively. The crystal electrically looks like a series L-R-C circuit with a resonant frequency of 14.31863 Mhz. It is tied from non-inverting input to non-inverting output creating a positive feedback loop. Above and below the crystal's resonant frequency, inductive and capacitive reactance, respectively, dominate and create a large voltage drop across the crystal causing very little voltage to appear at the base of Q2 (the non-inverting input). At the crystal's resonant frequency, inductive and capacitive reactance cancel allowing a large signal to appear at the base of Q2, and oscillations to take place.

The Exclusive-OR gate at B2 buffers and squares up the inverted output of the oscillator which appears across R3. The X-OR gate's output provides the 14M signal mainly to drive the System Timing circuits, but 14M is also used in the Video Generator section.

System Timing is generated by the tight interaction between three devices: the 195 at C2, the 153 at C1 and the 175 at B1. These three devices are operated synchronously — which means that all three chips are clocked together causing outputs to change together. Many of the outputs drive inputs on the same or another chip, getting ready for the next clocking. In addition, HPE' (Horizontal Parallel Enable) from the Sync Counters periodically causes most System Timing signals to be stretched slightly.

Eight basic signals are generated by System Timing:

- 1. 7M A seven Mhz general purpose timing signal.
- 2. COLOR REF A 3.58 Mhz signal used by an external television receiver as a phase reference for color information, as sent by the APPLE II.
- 3. PHASE ZERO A one Mhz signal used in both Microprocessor and Video timing. The term PHASE TWO is used in manufacturer's literature to describe the 6502 microprocessor's clock input (and output). PHASE ZERO supplies this input and is used with PHASE ONE for one Mhz timing needs.
- 4. PHASE ONE The inverse of PHASE ZERO.
- 5. RAS' (Row Address Strobe) This two Mhz signal is used to strobe a sevenbit row address into the 4116 dynamic RAM chips.
- 6. AX' (Address multipleX) This two Mhz signal tells RAM hardware to switch from row to column address so that the seven-bit column address may be strobed into the RAMs.
- 7. CAS' (Column Address Strobe) This signal, also two Mhz, tells a row of 16K dynamic RAM to select the memory cell at the intersection of the row and



Apple ][ / ][-Plu	us Level II Service Manual	- 1981 DigiBarn (	Computer Museum A	pple Computer, Inc.	
SYSTEM TIMING dashed line = 14M·J					
HP1	LD194		ASE	COL	
6 1 1	ν 4 ω · · · · · · · · · · · · · · · · · ·	VĒRŠIQ	A II I	and the second second	
1 . 1	. 1 8 1	. 1 . 1	0 1 0	0 . 1	
1 1	. 1 8 1	1 0	0 1 9	1 1	
1 1	1 0 0	0 . 0 . 0 . 0 .	0 1 0	0 0 . 1	
. 1 . 1	1 0 0	0 . 1	0 . 1 0	1 0	
. 1 . 1	1 0 0	. 1 . 1	. 1 . 1 8	1 . 1	
. 1 . 1	. 1   0 1	. 1 . 1	. 1   0 1	0 . 1	
. 1 . 1	. 1 8 1	. 1	0 . 0 . 1	1 0	
. 1 . 1	0 . 0 1	0 . 0 .	0 1	1 1	
)1   . 1	0 . 1 0 .	0 . 0 .	0 . 0 . 1	0.0.	
. 1 . 1	. 1 0 0	. 1 . 1	. 1 0 1	. 1 0	
. 1 . 1	. 1   0 1	. 1 . 1	0 1 0	1 . 1	
. 1 . 1	. 1   0 1	. 1 0 .	0 . 1 0	. 0 . 0	
. 1 . 1	1 0 . 1	0.0.	8 1	1	
. 1 . 1	. 1 0 . 0 .	0 . 0 .	0 . 1 0	. 1 1 1	
. 1 . 1	. 1 8 . 8 .	. 1 . 1	1 1 0	. 6 . 1	
. 1   . 1	. 1 0 1	. 1 . 1	0 . 0 1	. 1 0	
. 1 . 1	. 1 0 . 1	. 1 0 .	0 . 0 . 1		
	0 0 1	8 . 8 .	0 . 0 . 1	0 1	
. 1	0 . 1 0	0 1	0 0 1	1 0	
1 1	. 1 0 . 0 .	1 1	1 0 1		
Distributed under the Creative Commons License on page 4 Page 0084 of 0367					

Apple ][ / ][-PI	us Level II	Service M	lanual	1981	DigiBarn	Compute	r Museun	n Appl	e Compute	er, Inc.
		_	اوا	गुद	اعار	] [5W	@F			
D'A	5	<b>L</b> D 1	. []				316		COLOR REF	
17-6 HÞE,	LDP S	194	Q3	B		AS	11	01	E P	WE
1   1	1	9 .	Θ.	1	. 1		. 1	0 .	8 .	. 1
. 1 . 1	1	3 .	. 1	. 1	. 1	. 1	8 .	. 1	1	8
1 1	. 1	ø.	1	. 1	. 1	Ø .	ø.	. 1	1	1
. 1   . 1	1	a .	. 1	. 1	<b>3</b> .	Ø.	ø.	. 1	Ø.	Ü
. 1 . 1	8	3 .	1	8 .	0 .	Ø .	Ø .	. 1	0 .	1
. 1 . 1	0	. 1	0 .	a .	Ø.	8 .	Ø .	1	. 1	9 .
. 1 9	. 1	0 .	0 .	. 🖁 .	. 1	8	3 .	. 1	. 1	. 1
. 1 3 .	1	2 .	8	. 1	1	1	3 .	. 1		0
. 1 0 .		8 .	. 1	. 1	. 1	1	. 1		. 1	1 0
1 0 .	. 1	Ø .	. 1	. 1	1 3			Ø . • • • • • • • • • • • • • • • • • • •	. 1	1
1 0	. 1		. 1							9
1 0	. 1	3			0 .	Ø	1	9		
1 0	. 1	0 .	8 .	0 .	-1		. 1	· · · · · · · · · · · · · · · · · · ·	. 1	<u> </u>
1 0	. 1	8 .	8 .	. 1	. 1	. 1	. 1		. 1	. 1
. 1 0	. 1	8 .	. 1	. 1	. 1	. 1	· [8]	. 1	·   0 .	8.
. 1 8 .	. 1	8 .	. 1	. 1.	. 1	· Ø .	0 .	. 1	e .	. 1
. 1 0 .	. 1	В.	. 1	. 1	<b>5</b> .	Ø.	Ø .	. 1	. 1	0
. 1 0	0 .	a .	. 1	0.	0 .	Ø .	9	. 1	1	. 1
0 0	9 .	. 1	0.	0	Ø.	0	0 .	1	0	0
9.8	8	ø.	0 .	9 .	8 .	8 .	ម .	. 1	9 .	1
. 1 0	8 .	. 1	8 .	8 .	8 .	0 .	Ø .	. 1	. 1	8
1 . 1	. 1	8 .	Θ.	3 .	. 1			. 1	. 1	1
. 1 . 1	. 1	Ø .	0	. 1	. 1	. 1	5	. 1	0 .	0
	. 1	0 .	. 1	. 1	. 1	1	1		1	1
. 1   . 1	1	9 .	. 1	1	1 3			9 .		1
1 1 1	. 1			0	0 .		1	0 .	10	
Distributed under the Creative Commons License on page 4 Page 0085 of 0367										

column addresses, and perform either a read or write cycle.

8. Q3 - A general purpose two MHz waveform similar to the RAM timing signals.

Two other signals are generated by combining the basic signals. They are:

- 1. LD194 (LoaD 194s) This signal is used in the Video Generator circuits and determines when the 194 Universal Shift Registers will parallel-load graphics data.
- 2. LDPS' (LoaD Parallel to Serial) This signal forms the clock input to the 161 Sync Counters, and determines when the 166 Shift Register will parallel load one character row of data.

The Q3, COLOR REF and 7M signals also exist in their inverted form and are used occasionally in various sections of the Main Logic Board. These signals are produced as follows:

7M and COLOR REF are produced by dividing down 14M by two and then four; this is done in the 175.

RAM timing signals, RAS', AX' and CAS', are generated in the 195 by first parallel loading ones, then shifting in zeroes.

The Phase Clocks are produced by the interaction between all three chips. Using the 153, PHASE ZERO routes either Q3 or Q3' indirectly back into its D input at the 175, causing PHASE ZERO to change polarity twice each microsecond.

The 175 acts as a divide-by-two to produce 7M and 7M'. With the help of the EXCLUSIVE-OR gate at B2, 7M is divided by two to produce the 3.58 Mhz COLOR REF signal. (The actual frequency of 14M is 14.31818 Mhz; when divided down, 7M then has an actual frequency of 7.15909 Mhz, COLOR REF the required frequency of 3.579545 Mhz, and so on). Later on we will discuss how the 175 also helps generate the Phase Clocks.

The generation of 7M and 7M' is straightforward. The QO' signal feeds its DO Input to create a divide-by two. Less straightforward is the second divide-by-two which produces the 3.58 Mhz COLOR REF signal. Here the DI Input is 7M exclusive-ORed with Ql. Here are the states:

		•	
NEXT: Q1	DI	CURRENT: Q1	7M
0	0	0	0
1	1	0	1
1	1	1	0
0	0	1	1
0	0	0	0
1	1	0	1

Observe that QI half the frequency of 7M, which creates the 3.58 Mhz color burst signal.

The 195 Four-Bit Parallel-Access Shift Register acts as a divide-by-seven and generates the RAM timing signals: RAS', AX', and CAS'. The J and K' inputs, when tied together, form a D type input; this "D" input (pins 2 and 3 of the 195) is tied to ground. When the 195 is in SHIFT RIGHT mode, zeroes are continually shifted into to the QO position.

RAS', AX', CAS' and Q3 appear to be the same waveform shifted in time. This is true up until one 14M clock pulse after Q3 goes low. We also see that Q3 is connected to the PE' input of the 195. When Q3 goes, the operation mode changes from shift right mode to parallel load mode. This causes the 195 to behave as a group of D type latches where data at the PO through P3 inputs appears at the Q0 through Q3 outputs at the next clocking.

Then, AX' goes high one clock pulse after Q3 goes low. This happens because AX's Parallel Input Pl is held high by the NAND gate at D2 pin 6.

RAS' and CAS' go high one clock pulse after AX' goes high. This is because AX' feeds their parallel enable inputs PO and P2. Q3 goes high one clock pulse after RAS' goes high, because RAS' feeds the parallel enable input to Q3. At this point our cycle repeats for the 195's timing.

In detail, the generation of the phase clocks PHASE ZERO and PHASE ONE involves the interaction of all three System Timing chips. The 153 at Cl plays an important part.

Driving the Select Inputs to the 153 are:

PHASE ZERO, which drives the S1 Input and chooses between the IOb/I1b set of inputs and the I2b/I3b set.

AX', which drives the SO input and chooses between the lower and higher numbered inputs within each set.

The phase clocks are generated using the 2 Mhz RAM signals which the 195 generates the unused latches on the 175 as a shift register and the 153 as a switch.

Of the phase clocks, only PHASE ZERO feeds back into the circuitry. Note the path that it takes within the 175 and how long each path takes:

From D2 to Q2, 70ns.

From D3 to Q3, 70ns.

Driving half of the inputs to the 153 (IOb and I2b) is the Q2 output. Since the 153's Z output drives the D2 input to the 175 while the 153 is selecting either the IOb or I2b inputs, the signal at Q2 then feeds back into itself.

The 153's SO input is driven by AX', and the S1 input by PHASE ZERO. When AX' is low, the IOb and F2b inputs to the I53 are selected causing the Q2

VERSION

signal to recirculate.

The other two inputs to the 153, I1b and I3b, are driven by Q3 and Q3', respectively. When AX' is high, either Q3' or Q3 is selected depending on the current value of PHASE ZERO.

During the first 500ns of timing, AX' is high, then goes low, then goes high again. When AX' is low, the signal from Q2 of the 195 recirculates through the 153 Q2 can only change when AX' is high.

Q3' is low, and Q3 is high when AX' first goes high. This causes PHASE ZERO to select a value equal to itself to be routed to the D2 input of the 175. Why? If PHASE ZERO is low with AX' high, Q3 (which is low) is routed to the D2 input. That leaves us with the period when AX' is high for the second time, for PHASE ZERO to change. Q3' is now high and Q3 low, causing PHASE ZERO to select its opposite to be routed into D2 of the 175. Two 14M clockings later this signal at D2 becomes the new PHASE ZERO.

The HPE' signal from the SYNC COUNTERS, which occurs during the 65th character position of each line, feeds into the EXCLUSIVE-OR gate at B2 which acts as an inverter. This output drives pin 1 of the 74LS20 at D2. Four signals must be high in order for the 74LS20's output to go low. They are:

HPE' (inverted by the X-OR gate)

COLOR REF'

PHASE ZERO

Bl3 pin 10 (AX' and CAS' low)

This occurs just before the second falling of Q3 as indicated on the System Timing Diagram.

When Q3 goes from high to low the 195 is in Parallel Enable mode. Usually, AX' is loaded with a one on the next clock pulse, which then pulls RAS' and CAS' up on the clocking after that. With Pl at a zero level, RAS', CAS', Q3 and Phase zero are frozen because they all depend on AX' to go high in order to change. The only signal which feeds the LS20 that is not dependent on AX' to go high is the COLOR REF' signal. Therefore, System Timing stops until the clock pulse after COLOR REF goes low. This adds two 14M clockings or one-half COLOR REF cycle to each line and causes the COLOR REF signal to be inverted with respect to the video data after each line. This allows the non-interlaced color video output of the APPLE II to work properly with ordinary color display devices.



### PRE-RELEASE

SYNC COUNTERS

SECTION 4

VERSION

During PHASE ZERO high, the 6502 microprocessor accuses memory. The 6502's Address Bus is valid about 200ns before the rising edge of PHASE ZERO, and is stable until after the falling edge of PHASE ZERO. During PHASE ONE high, the Video circuits access memory, fetching a byte of memory and routing it to the Video Generator. Ram Select (Figure S-6) and Ram Address Mux (Figure S-7) circuits switch between the 6502's Address Bus and the "Video Address Bus" begins life at the Sync Counters as seen in Figure S-4.

The Sync Counters consist of four 161 Four-Bit Binary Counters cascaded together. The counters are operated syncronously (all of the counters are clocked at the same time). When a carry is to be generated from one counter to the next, the counter generating the carry sets a flag, which indicates that the last count has been reached. This flag, called TC (Terminal Count), Enables the next counter stage to advance at the next clocking.

The Sync Counters provide both horizontal and vertical addresses, which point to a memory location containing the ASCII code for the current text character to be sent out. Six signals are used to define the current horizontal character position. They are HO through H5 and HPE' (Horizontal Parallel Enable).

APPLE II uses 65 horizontal character positions per line. 40 of those are "live" while 25 are used for blanking. One count is used for Parallel Loading the 161's at D13 and D14. This causes HPE' to go from low to high while the remaining six signals, HO through H5 stay low. 64 counts are used for these six signals HO through H5 to go through a complete count sequence.

Besides Parallel Loading the 161's at D13 and D14, HPE' also affects System Timing by introducing a 140ns "freeze" on most of the System Timing signals. Refer to Section 3 for more details.

Each time a line of horizontal characters is displayed (the horizontal signals HO through H5 and HPE' run through a complete 65-count sequence), the current vertical position is incremented so that the video circuits then begin fetching bytes of data from screen memory allocated for the next line. Eight signals are used to define the current vertical character position. They are VA, VB, VC, and VO through V4.

VA, VB, and VC determine which row (of eight rows of dots) is to be displayed. In TEXT mode, these signals are used by the 2316 Character Generator ROM to select the correct row of dots to be shifted out. In LORES mode, VC selects between the two 194's - VA and VB are not used. In HIRES mode, these signals influence the memory addressing sequence so that data is fetched from a unique memory location for each character - wide row of dots to be displayed.

Looking at Figure S-4, we see that VA Feeds its own Parallel Enable input. This leaves VA undisturbed by the Parallel Load That occurs during HPE'. Each Parallel Load copies the current value of VA back into itself.

The Vertical scan time in the APPLE II design is divided into 192 scan lines of "live" video followed by 70 lines of blanking. Looking at the System Timing

Diagram, observe that the "live" vertical count and the first 64 counts of blanking are straightforward binary up-counting. Six extra counts are added to the blanking time with the following scheme:

At the 64th count of blanking, all of the counters are at an "all ones" condition. In addition Dll-ll is high which means that all TC outputs including the TC output from the 161 at Dll are high. This causes the PE inputs of Dll and Dl2 to be held low by the inverter at Cll pin 8. On the next clocking, both Dll and Dl2 will Parallel Load data. (The 161's at Dl3 and Dl4 will again wrap around to all zeroes as usual.) This causes Dll and Dl2 to be set to a pattern six counts short of an all-ones condition.

However, D11-11 is pre-set to a zero, which means that on the seventh clocking after D11 and D12 Parallel Load, all counter outputs except D11-11 will wrap around to zero instead of Parallel Loading again. This happens because the unused output of D11 (pin 11) is at a logic zero and therefore the 161 at D11 cannot generate a TC signal until D11-11 goes high once again.



PRE-RELEASE
WERSION

ROM MEMORY

SECTION 5

Just below the microprocessor are six sockets which may be filled with from one to six slightly smaller integrated circuits. These ICs are the Read-Only Memory (ROM) "chips" for the Apple. They contain programs for the Apple which are available the moment you turn on the power. Many programs are available in ROM, including the Apple System Monitor, the Apple Autostart Monitor, Apple Integer BASIC and Applesoft II BASIC, and the Apple Programmer's Aid #1 utility subroutine package. The number and contents of your Apple's ROMs depend upon which type of Apple you have, and the accessories you have purchased.

The APPLE II's motherboard ROM memory is organized into six sections of 2K (2048) bytes each. The type "2316" ROMs are referred to by the memory locations into which they map. The DO ROM occupies space from \$D000 - \$D7FF, the F8 ROM from \$F800 - \$FFFF, etc. On a standard APPLE II, locations \$E000 - \$FFFF contain ROM memory with an optional IC available for the \$D000 - \$D7FF memory space. An APPLE II PLUS contains ROM memory in the entire \$D000 - \$FFFF memory space.

The two low-going Chip Select Inputs for each ROM are provided by outputs from the 138 at F12. Looking at Figure S-5, we see that the two negative-going enable inputs to the 138 (E1' and E2') are driven by pin 6 of the AND gate at H1. In order for one of the 138's outputs to go low, all of the Enable Inputs must be satisfied. This happens only if:

- 1. A14 and A15 are high (\$C000 \$FFFF memory space addressed.)
- 2. PHASE ONE is low (a valid address is on the Address Bus at this time.)

If the 138's Enable Inputs are not satisfied, all outputs ZO through Z7 are high.

If the Enable Inputs are satisfied, the three Address Inputs to the 138 select one of the ZO through Z7 outputs to go low. Since the Address Inputs to the 138 are driven by All through Al3, each 138 output reflects a unique 2K byte memory space. These low-going outputs are routed to the two low-going Enable Inputs of the appropriate ROM chip. The selected ROM will then go from high-impedance to low-impedance mode. The ROM places a byte of code onto the Data Bus selected from the 2K bytes which are permanently stored (mask programmed) within it. The byte to be selected is determined by the 12 Address Inputs AO through All, which drive the appropriate inputs to the ROM.

At the rising edge of PHASE ONE, the low-going enable to the 138 is removed, forcing all of its outputs high and disabling ROM. The selected ROM returns to tristate mode at this time.

The high-going enable (CS2) to each ROM has a pullup resistor to +5 volts. This INH' signal is available on the bus to deselect ROM memory. Two current APPLE products, the ROM Card and the Language Card, use this signal to "bank switch" the motherboard ROMs out, so that memory on the peripheral card can be mapped into the same address space.

# PRE-RELEASE VERSION

RAM SELECT

SECTION 6

Right below the ROMs and the central mounting nut is an area marked by a white square on the board which encloses twenty-four sockets for integrated circuits. Some or all of these may be filled with ICs. These are the main Random Access Memory (RAM) "chips" for your Apple. An Apple can hold 4,096 to 49,152 bytes of RAM memory in these three rows of components.\* Each row can hold eight ICs of either the 4K or 16K variety. A row must hold eight of the same type of memory components, but the two types can both be used in various combinations on different rows to give nine different memory sizes.\*\* The RAM memory is used to hold all of the programs and data which you are using at any particular time. The information stored in RAM disappears when the power is turned off.

The 6502 microprocessor has 16 address lines, and therefore can address 2~16 or 64K bytes of memory. APPLE II memory space is divided into four 16K sections and takes advantage of 16K dynamic RAMs. The top two address lines, Al4 and Al5, select the 16K block to be addressed:

A15	A14	SELECTED MEMORY
0	0	ROW C RAM: \$0 TO \$3FFF
0	1	ROW D RAM: \$4000 TO \$7FFF
1	0	ROW E RAM: \$8000 TO \$BFFF
1	1	I/O SPACE: \$COOO TO \$CFFF


ROM OR LANGUAGE CARD: \$D000 TO \$FFFF


This leaves 14 address lines, A0 through A13, to select an individual byte within a row of RAM. (I/O and ROM / Language Card address space is discussed separately.)

The 16K "4116" Dynamic RAM has only 7 Address Inputs, AO through A6. In order to send 14 address bits to the RAM, we send them in two groups of seven, a Row Address followed by a Column Address. We also send control signals which indicate when the Row and Column Addresses are valid. These control signals, RAS' (Row Address Strobe) and CAS' (Column Address Strobe) perform other important functions as well: RAS' refreshes data within the RAM, and when R/W is high and RAS' and CAS' are low, then the output of the RAM is enabled.

Looking at figure S-6 we see three sets of signals generated: RAM SEL', RAM A6, and RAM CAS'.

RAM SEL' goes low when there is a READ from RAM or the keyboard. This then places data from either RAM or the keyboard onto the System Data Bus, via the 257s at B6 and B7. RAM A6 sends two bits of address information to the RAM each time a READ or WRITE is performed.





CAS' is the RAM chip select signal in 16K schemes. Only chips that receive CAS' actually go into a low-impedance mode when a READ from RAM happens. During a WRITE to RAM, only chips that receive CAS' actually change their data.

Referring to the System Timing Diagram, note that there are two memory accesses (bus cycles) each microsecond. The first one occurs when PHASE ZERO is low. This is the Video Cycle where a byte of data is fetched to be displayed on the screen.

The second memory access occurs when PHASE ZERO is high. This is the Micro-processor Cycle where a byte of data is read from or written to memory. There are three timing events within each cycle:

RAS'... When this signal goes low, the Row Address as it appears on RAM A0-A6 is strobed into memory.

AX' (Address multipleX)... This signal causes a switchover from Row to Column Address as seen on RAM AO-A6.

CAS'... This signal strobes in the now valid Column Address into RAM and selects a row of RAM.

Referring back to Figure S-6, we have two activities occuring:

- 1. The PHASE ZERO clock selects between Video (PHASE ZERO low) and Microprocessor (PHASE ZERO high) addresses.
- 2. AX' selects between Row Addresses (AX' high) and Column Addresses (AX' low) during each Video and Microprocessor Cycle.

Let's look at how the RAM A6 signal is produced. On systems with 16K RAMs, the RAM A6 signal is common to each RAM. The 153 at C1 produces both the Row A6 and Column A6 for each bus cycle (Video and Microprocessor).

Driving the Select Inputs to the 153 are:

PHASE ZERO - Drives the S1 input and chooses between the two Video Address Inputs (pins 5 and 6) and the two microprocessor inputs (pins 3 and 4).

AX' - Drives SO input, and chooses between the two Video Address Inputs during PHASE ZERO low, and the two Microprocessor Inputs during PHASE ZERO high.

The Microprocessor Inputs to the 153 are straightforward - A12 and A13 from the microprocessor's Address Bus. The Video Inputs to the 153 are not as straightforward, however. They come from the 257 at C12.

Driving the Select Input to the 257 is the HIRES signal which is high during HIRES graphics and low otherwise. This is done because a different addressing scheme is required for HIRES as opposed to LORES and TEXT.

Now lets's look at how RAM CAS' is produced. Recall that we want to only give the chips in a selected ROW of RAM the CAS' signal. During PHASE ZERO (microprocessor mode), the high-order address lines Al4 and Al5 Select between four blocks of 16K bytes each. At this time we use these high order address lines

WERSIMM

to point to a row of RAM to receive CAS'. During PHASE ONE (Video Mode), we use the Video Address signals to properly select a row of RAM.

RAM CAS' is produced at one of the outputs of the 139 only when CAS' goes low. At that time the values at the A and B inputs determine which row gets CAS'. The A and B inputs are determined by the 257 at J1.

Note in Figure S-6 that the other half of the 139 sends its outputs to a four input NAND gate at D2. This half of the 139 is configured much like the first half except that the Enable pin (pin 15) is grounded. This 139 half feeds the four input NAND gate at D2 with a low going signal any time RAM in the mother-board is selected. Also feeding this NAND gate is the KBD' signal from F13-5. The output of the NAND gate at pin 8 then goes high if either the keyboard or RAM is selected. DF2 pin 8 then drives one input of a two input NAND gate at A2. R/W', the microprocessor READ-WRITE line, drives the other input. The result is that RAM SEL' at A2 pin 6 goes low any time there is a READ from the keyboard or RAM. This gates keyboard or RAM data onto the System Data Bus (Figure S-10).

<sup>\*\*</sup> Due to continuing cost reductions on 16K RAMs, current revisions of the Apple II will accept only 16K RAMs.



<sup>\*</sup> You can extend your RAM memory to 64K by purchasing the Apple Language Card, part of the Apple Language System (part #A2B0006).

PRE-RELEASE

RAM ADDRESS MUX

SECTION 7

VERSION

Two bus cycles occur within an APPLE II each microsecond. One cycle occurs when PHASE ZERO is high and causes the address generated by the microprocessor to be presented to the RAM chips. The other cycle occurs when PHASE ONE is high and causes the Video Address generated by the Sync Counters to be switched in. Some of the Sync Counter Outputs are ready "as is" to be presented to RAM memory while others undergo further processing. Both the Microprocessor Address and the processed Video Address are, at alternate 500ns intervals, presented to the RAM ICs. The RAM chips expect an address to be presented in two steps. With 16K RAMs, a seven bit row address is first presented. The RAM stores this internally when RAS' goes low. Then, a seven bit column address is presented and CAS' is sent to a selected row of RAM which causes it and the seven other selected RAM chips in that row to transfer data to or from the System Data Bus.

We then have a four-way multiplexing scheme, because both the Microprocessor Address and the Video Address must be presented to RAM, each being sent in two stages: a Row Address followed by a Column Address.

Looking at Figure S-7 (Appendix A) we see that six of the seven RAM Address lines are generated using the 153's at E12 and E13. The seventh address line is covered in the RAM Select chapter.


As shown in Figure S-7, two signals drive the select inputs to each 153:

- PHASE ZERO Drives each SO input. It is high during microprocessor access and low during video access.
- 2. AX' Drives each SI input. IT is high when the Row Address is being presented, and low when the Column Address is presented, to the RAMs.

Twice during each bus cycle, RAS' (Row Address Strobe) goes low, strobing the Row Address into the RAM chips (they internally latch the Row Address). Next, AX' goes from high to low causing the 153s to switch over to the Column Address. Only a selected Row of RAM receives CAS' (Column Address Strobe), which latches the Column Address, now valid at the RAM address lines, into the RAM chip and causes a READ or WRITE operation to take place.

The refresh scheme used with dynamic RAM requires each chip to receive the full 128 possible Row Addresses, followed by RAS', every two milliseconds. The Video Address, multiplexed in during PHASE ZERO low, meets this requirement, and thus provides a transparent refresh without the need for dedicated refresh hardware.

Looking at Figure S-7, we see 12 Microprocessor Address lines and 12 Video Address lines driving the 153 inputs. For each MIcroprocessor address line, a corresponding Video Address line exists. In some cases the correspondence is straightforward - HO, HI, and H2 correspond to AO, AI, and A2. In order to hold the screen memory size down to a minimum, however, an extra chip, the 283 Adder, was introduced. Here's why....



In TEXT mode, there are 24 lines of 40 characters each for a total of 960 "live" characters. To be able to address each character in memory we need only 10 address lines since 2~10 equals 1024, more that the 960 we need. Furthermore, we don't care what the Video Address looks like during blanking except to satisfy the RAM refresh requirements. We do want all of the RAM memory that contains video character to be in one continuous block, however. There are a total of 11 "video address" lines generated by the Sync Counters: HO through H5, and VO through V4. (In TEXT mode, VA, VB, and VC go only to the 2316 Character Generator and don't affect the Video Addressing). The 283 takes in 5 Video Address lines from the Sync Counters, and by adding them together a four bit sum is created. This reduces the count to ten lines resulting in 1024 memory locations used to map 960 "live" characters. (The 64 "wasted" characters are used by the Peripheral Cards. This is documented in the Hobby Card Manual).

The 283 adds the two four bit binary words, plus a carry bit. It produces a four bit result and a carry out. The carry out is not used in the APPLE II design. The following are the two four-bit word signals:

V3 (CIN)

OP A: H5' V3 H4 H3

OP B: + V4 H5' V4 1 (SOFT 5 VOLTS)

= E3 E2 E1 E0 (TO 153's)

The formula above accomplishes the compression from five signals to four. The circuit adds horizontal and vertical signals together, plus a constant, so that the address gaps created by horizontal and vertical blanking are removed. This scheme for generating addresses is responsible for the interweaving that takes place when a page of memory is filled with data from beginning to end consecutively. Adjacent lines are not stored in consecutive memory locations.

Another aspect of the Video Addressing not mentioned until now is the action of the 257 at Cl2. Looking at Figure S-7, we see that the 257 generates the upper two Address Bits of the Video Address. The Select Input of Cl2 is driven by the HIRES soft-switch output from the 9334 at Bl1. When S is low (TEXT/LORES mode) the PAGE 2 soft-switch output from the 9334 and its compliment form the Video Address equivalents of All and Al2, respectively. This circuit creates the \$400 or \$800 base address used when in TEXT/LORES modes. The high-order four bits are all at a logic zero when in TEST/LORES. The circuits which do this are discussed in the RAM SELECT chapter.

When the HIRES soft-switch output is high (HIRES mode) these two outputs reflect VA and VB from the Sync Counters. HIRES uses an eight K byte memory block and must toggle the equivalent of Al2 to AO in the process of scanning the full memory block. VC is used as the video equivalent of Al2, and the base address of \$2000 (HIRES PAGE 1) or \$4000 (HIRES PAGE 2) is generated in circuits found in the Ram Select chapter. This causes the twelve-way interlace seen when filling a HIRES page with data, starting at the base address and moving upwards.

VERSION

### PRE-RELEASE VERSION

SECTION 8

The APPLE II design centers heavily on the use of Random Access Memory (RAM). Our explanations are limited to the use of type "4116" 16K dynamic RAM ICs.

RAM MEMORY WITH DATA LATCH

The four corners of each RAM supply power to the IC:

PIN NUMBER	FUNCTION	VOLTAGE
1	Vbb	-5 V
8	Vdd	+12 V
9	Vcc	+5 V
16 (GROUND	) Vss	0 V

Seven pins are used for addressing:


PIN NUMBER	FUNCTION
5	A5
6	A4
7	A3
10	A0
11	A1
12	A2
13	A6

Since each address line is independent of the others, the addresss labels assigned to the seven address pins are purely arbitrary. For example, one could switch the trace going to pin 5 of a RAM chip with the trace going to pin 6 with no effect in performance. Data would be stored in and read from different cells within the RAM but there would be no change external to the RAM. Usually the signals driving the RAM address lines are routed to the RAM address inputs at the convenience of the printed circuit board designer.

Two pins are used for DATA:

DIN (Data IN) appears at pin  $2 \cdot$  This pin is driven by one of the System Data Bus signals DO-D7.

DOUT (Data OUT) appears at pin 14. This RAM signal drives the 174 RAM latches at B5 and B8.



There are three RAM control inputs:

WRITE' (READ/WRITE input). This input is driven by the System R/W' line and is ORed with the PHASE ONE clock before being presented to the RAM chips.

RAS' (Row Address Strobe). This signal latches the ROW address into each RAM and causes all cells in the indicated ROW to be refreshed.

CAS' (Column Address Strobe) Is applied only to selected rows of RAM and causes the unique bit cell indentified by the row and column address to be selected. If a write operation is indicated, the value which appears at the DIN input of the RAM cell is copied into the selected bit cell. If a read operation is indicated, the selected bit cell's contents is routed to the DOUT pin and latched by the 174's.

Looking at Figure S-8, we see that the RAM's WRITE' is driven by ORing the System R/W' with the PHASE ONE clock as described earlier. This is done to guarantee that a WRITE cycle only occurs during PHASE ZERO high (the microprocessor's turn to access memory) and never during PHASE ONE high (video's turn to access memory).

The 174s at B5 and B8 are each Quad "D" Latches with a positive-going Clock input. RAM data is latched so that the system can use RAM data while the next address is being set up. Looking at the System Timing Diagram, we see that the new ROW address is strobed into RAM 140ns after the data produced by the previous READ is latched into the 174s.



PERIPHERAL I/O

SECTION 9

Three pins on each slot of the APPLE II motherboard are used to ser pulses to the circuit card installed in that slot position. They are:

CONN. PIN# PRONOUNCED:	SIGNAL NMEMONC
20 "I/O STROBE"	I/O STRB'
41 "DEVICE SELECT"	DEV SEL'
l "I/O SELECT"	I/O SEL'


Each of these signals produces a low-going pulse for 500ns in response to an address generated by the 6502 microprocessor. Of the three signals, only one, I/O STRB', is common to all slots. The remaining two signals can be sent to a selected slot to the exclusion of all other slots. (I/O STRB' is detailed in the ROM Memory section).

DEV SEL' and I/O SEL' are slot dependent signals. Each slot has a set of addresses which cause a pulse to be generated only at that particular slot. This eliminates the need to have the hardware in each peripheral card decide which signals are intended for it and which are not.

 ${
m I/O}$  SEL' signals are generated by the 138 at H2. Driving its active-low inputs is F12-15 (see ROM Decode section). This pin goes low anytime an address in the \$C000 to \$C7FF range is generated. Looking at Figure S-9, we see that A8, A9, and A10 drive the Address Inputs to the (H2) 138. This causes the various outputs of the chip to go low anytime a particular 256 byte memory area is addressed. The ZO output of H12 responds to addresses in the \$COOO to \$COFF range and is used to enable the keyboard, on-board I/O and soft-switch circuits when A7 is high (\$C080 to \$C0FF), then the 138 at H2 is enabled and DEV SEL' signals, to be detailed later, are generated.

The other seven outputs from the 138 at H12 are distributed among seven I/Oslots (Slot 0 does not receive I/O SEL'). Since each slot receives I/O, SEL' over a 256 byte range, this signal is used to enable a small program in PROM which controls APPLE II'S communication with the card. As described in the ROM Decode section, the outputs of the 138 at F12 go low only during PHASE AERO high. The enable into pins 4 and 5 of the 138 at H12 will only go low during Phase zero High. Our I/O SEL' pulses will then be active only during the PHASE ZERO-high portion that the appropriate address is generated.

I/O SEL' provides slots 0 through 7 with a 256 byte memory area. The mapping for this is  $C < 10 ag{5}$ signal.



Observe in Figure S-9 that the active-high enable to the 138 at H12 has a pull-up resistor, and an optional jumper to connect it to the USER1 pin at the I/O slot (Pin 39). If the jumper is shorted, then USER1 may be used to disable any I/O signals in the \$C800 memory range. This is done by bringing this pin to ground, which disables the 138's active high Enable Input.

DEV SEL' signals map into a tighter address space than the I/O SEL signals. Since the ZO output of the 138 at H12 is used to enable the 138 at H2, the address space is limited to the \$CO00 to \$COFF space. Since A7 is also used as an enable to the 138 at H12, the address space is further limited to \$CO80 to \$COFF. This allows each peripheral connector a 16 byte address space since A4 to A7 Drive this 138's Address Inputs. Normally, address lines A0 to A3 Are used with the DEV SEL' signal to act as control signals for the peripheral card's hardware. The program to do this often resides in PROM, mapping into the peripheral card's I/O space. In summary:

I/O SEL' gives each peripheral slot, except Slot 0, 256 bytes of address space. Pin 1 of the selected slot will go low for one PHASE ZERO - high time period (500ns) each time one of the slot's 256 assigned addresses is generated by the 6502. This signal is used to enable a small PROM program on the peripheral card.

DEV SEL' gives each peripheral slot, including Slot 0, 16 bytes of address space. Pin 41 of the selected slot will go low for one PHASE ZERO - high time each time an address in the slot's DEV' address space is generated by the 6502. This signal is used to send control signals to the peripheral card.

Since the phase clocks are used to ENABLE the 138's, all signals generated by the 138's will LAG the phase clocks slightly. This means that that the DEV SEL' or I/O SEL' signal will be present until AFTER the falling edge of PHASE ZERO or the rising edge of PHASE ONE. These slot-dependent signals, along with I/O STRB', can be captured by sending the signal into the D input of a latch and clocking the latch with the rising edge of PHASE ONE.



#### ON-BOARD I/O

#### SECTION 10


APPLE II offers on-board I/O (input/output) circuits which include the keyboard, video display and the built-in loudspeaker. Other on-board I/O capability includes cassette interface circuitry, Game Paddle (analog to digital conversion) circuits and some general purpose logic inputs and outputs.

Looking at Figure S-10, observe how address lines AO - Al3 distribute themselves between the four ICs at the left. The 138s at F12 and H12 provide enable signals to the ROMs and to the peripheral cards. This is mentioned in detail in the Rom Memory and Peripheral I/O chapters. It is important to note that the ZO output from the 138 at H12 goes low when an address in the \$C000 - \$COFF range is generated. You may recall from the Peripheral I/O chapter that the DEV SEL' signals are only enabled when A7 is high and the ZO output just mentioned is low. The 138 at H12 also uses this ZO output and A7 as enable signals but A7 is used as a low-going enable signal producing an address range of \$C000 - \$C07F for the 138 at F13 where an address range of \$C080 - \$C0FF exists for the DEV SEL' signals.

Driving the high going Enable Input of the 138 at F13 is the I/O signal from System Timing. This is done since the Address Bus is valid all the time that I/O is high. Address lines A4 to A6 drive this 138's Address Inputs. Since AO to A3 do not connect with this device, each output will have a 16 byte memory space where any one of the 16 addresses present on the Address Bus will cause the selected output to go low.

Let's cover some F13's outputs and the memory locations into which they are mapped:

- ZO (\$COOO \$COOF). A READ to any of these addresses causes an ASCII character from the keyboard to be placed onto the Data Bus via the 257s at B6 and B7.
- Z1 (\$C010 \$C01F). This is the Cassette Save signal which clocks the 74LS74 at K13 which is set up as a divide-by-two. This causes its output to toggle. R18 and R19 form a 120 to 1 voltage divider and reduce the four volt peak-to-peak signal from K13's Q2 output to under 40 millivolts peak-to-peak.
- Z3 (\$C030 \$C03F). This signal clocks the other 74LS74 at K13 which is also configured as a divide-by-two. The output of this LS74 is AC coupled to a single-package Darlington amplifier which drives the speaker through a 27 ohm current-limiting resistor.
- Z4 (\$C040 \$C04F). This signal appears at pin 5 of the game I/O connector and is available for user applications.
- Z5 (\$C050 \$C05F). This signal enables the 9334 at F14 which is responsible for the graphics "soft switches" and some software-controlled signals available at the Game I/O connector outputs.
- Z6 (\$C060 \$C06F). This signal enables the 251 at H14. The 251 chooses between the following inputs:



MUX	INPUT	NAME	INPUT	IS
	10		Cassett	e In
	11		SWO	
	12		SW1	
	13		SW2	
	14		PDLO	
	15		PDL1	
	16		PDL2	
	17		PDL3	

Since the 251's Select INputs are driven by A0-A2, these various inputs appear at Data bit 7 when reading to addresses \$C060 \$C067. The 251's Y output drives bit 7 of the Address Bus.

The Cassette In Signal to the 251 comes from the 741 Op-Amp at location K1.

The PDL signals to the 251 come from the 558 Quad Timer. The varying resistance of each paddle changes the R-C time constant; therefore, the time period for which the output remains high. This time period is converted into a number ranging from 0 to 255, in software.

Z7 (\$CO70 - \$CO7F). This output from the 138 resets all four of the 558's Timers.

The 257s at B6 and B7 buffer the keyboard and Latched RAM Data from the Data Bus.

The RAM SEL' signal drives the Enable Input to the 257, and goes low if RAM or the KBD is selected. When this happens, usually Latched RAM Data is selected. If our KBD' signal from the 138 at F13 is low, however, (READ from KBD) then the keyboard is selected.

The 9334 IC at F14 is an eight-bit Addressable Latch. The 9334's outputs perform two functions. The first one is to throw the soft switches which control the video modes. These switches are in the \$C050 to \$C057 address range. Note that AO forms the D input to this 9334. This second function performed by the 9334 is to set the four Annuciator Outputs available at the Game I/O Connector. This general-purpose LSTTL outputs are available for user applications.



# PRE-RELEASE WERSINN

#### SECTION 11

The Video Generator circuits convert bytes of data into serial video. Horizontal and vertical sync pulses are added to produce composite video. A color burst signal is also added when color graphics is displayed. The purpose of the Video Generator is then to:

VIDEO GENERATOR

- 1. Generate text or graphics serial video data.
- 2. Correctly route the video signal to the output jack.
- 3. Add horizontal and vertical sync pulses and, if required, a color burst signal.

There are three video modes:

- TEXT. Data is displayed as alphanumeric characters in 24 lines of 40 columns each.
- 2. LORES (LOw RESolution) graphics. Data appears as colored squares within a 40 (h) by 48 (v) matrix with 16 available colors.
- 3. HIRES (High RESolution) graphics. Data is shifted out as a 280 (h) by 192 (v) matrix with six colors available.


TEXT generation is the most straightforward of the three modes. Two principal ICs are involved - the \*2316 Character Generator and the 166 Shift Register. Referring to Figure S-11 we see that the 2316 is a special-purpose ROM with 9 Address Inputs and 5 Data Outputs. Let's describe what a character is supposed to look like on the screen:

A TEXT character appears as seven groups of five dots across. These groups of five dots are stacked vertically to produce a five (h) by seven (v) dot matrix. To the left and right of each character is a blank column used to separate characters horizontally. An eighth ROW of blank dots is produced by the Character Generator to separate characters vertically.

The Character Generator produces eight groups of five dots each which are shifted out as serial video. Looking at Figure S-11, we see that six of the Character Generator's inputs are from Latched RAM Data and represent the ASCII code of th character to be displayed. Three other inputs to the 2316 are VA, VB, and VC from the Sync Counters. These three signals go through 2~3 or eight different states, each state addressing a different row of dots within each character.

The 166 Shift Register accepts each five-dot row from the Character Generator, adds a blank dot in front of an behind the row, and shifts out the dots one

Three inputs from System Timing, 14M, 7M, and LDPS' (LoaD Parallel to Serial) control the action of the 166. During each shift, bits are shifted up alphabetically: G moves to H, F to G, E to F, etc. Note that both H and B inputs



are grounded; these create the blank dots to the left and right of each row which separate adjacent characters.

Our 166 mode diagram looks like this:

1 4M	7M	LDPS'	RESULT
X	1	X	HOLD CURENT POSITION
^	0	0	PARALLEL LOADS
^	0	1	SHIFTS UP ONE POSITION

NOTE: "~" represents a low-to-high transition. "X" means "can be any value."

The 166 is allowed to change only if 7M is high. This results in data being shifted out at 7 Mhz. Referring to the System Timing Diagram, we see that LDPS' occurs in the middle of PHASE ZERO once every microsecond, causing a new row of microsecond.

The Exclusive-OR gate, which QH feeds into, functions as a controlled inverter. Observe in Figure S-11 that Latched RAM Data bits six and seven feed into gates at B11 and B13, the output of which passes through the 194 at A10 via pins six and seven, to the other input of the Exclusive-OR gate. (The 194 at A10 functions as a latch.) The 555 Oscillator at B3 operates at about three hertz and also feeds into the gates at B11 and B13. As a result, when pin 12 of the EXCLUSIVE-OR is high, video will be displayed in inverse field, otherwise it passes through undisturbed. The effect of DL6 and DL7 on the serial video output is:

DL7	DL6	VIDEO MOI	)E 
0	0	INVERSE	B13-4 IS HELD HIGH
0	1	FLASHING	B13-4 WILL BE HIGH (EXCEPT WHEN 555 IS HIGH)
1	0	NORMAL	B13-4 IS HELD LOW
1	1	NORMAL	B13-4 IS HELD LOW

The video output feeds into the 151 at A9. This chip acts as a master switch between TEXT, LORES, and HIRES modes. (will be discussed later)

Both LORES and HIRES GRAPHICS make use of the 194 Universal Shift Register. The complexity of this chip is due to the four operation modes which cause a Hold condition, Shift Left and Right conditions, and a Parallel Load condition. For our purposes we can ignore one unused mode and describe the 194's operating modes as: (see top of next page)



## PRE-RELEASE

Sl	S0	MODE	RESULT WERS INV
0	0	HOLD	DATA STAYS THE SAME U LIUUUUU
1	0	SHIFT LEFT	DATA FROM Q3 SHIFTS TO Q2, Q2 TO Q1, ETC DSL INPUT SHIFTS INTO Q3
1	1	PAR. LOAD	DATA AT DO - D3 APPEARS AT QO - Q3

NOTE: References made to "the twin 194s" refer to the two at B4 and B9. These two ICs are the nucleus of the LORES and HIRES circuits.

In both LORES and HIRES schemes Latched RAM Data is parallel-loaded into the Twin 194s and then shifted left for a one microsecond interval. The HIRES signal from Fl4 pin 7 drives the 257's Select Input. The 257 then chooses between Data Input Set 0 when in LORES mode or Data Input Set 1 when in HIRES mode. The effect that changing modes has on the Twin 194s is to:

- 1. Change the way data circulates within the 194's they act as independent recirculating shift registers, or "spinners" when in LORES. In HIRES mode the Twin 194s connect in series to make one eight position shift register (only 7 are actually used).
- 2. Change the rate at which the 194s are shifted by effecting the S1 Mode Control input to the 194s.

The twin 194s have their S1 Inputs held high all the time when in LORES. Remember that Data Input Set 0 is selected (routed to the Z Outputs) when in LORES mode, and Data Input Set 1 is selected when in HIRES. Following the path back from the ZC output of the 257, we see that the 194s S1 inputs connect to Soft 5 volts via the IOc Input of the 257. The SO inputs of the 194s are "hardwired" to the LD194 signal from System Timing. In LORES then, the 194s are in one of two modes:

- 1. Parallel Load (LD194 is high)
- 2. Shift Left (LD194 is low) enter a Hold state
- 3. When LD194 is low and 7M' is high, then the 194s do an eight bit shift. The QO output of the 194 at B9 feeds the Data Shift Left Input of the 194 at B4.

The 151 at A9 serves as the master switch between TEXT, LORES and HIRES. It also switches between inputs in LORES mode. Looking at Figure S11, we see that the C Input to the 151 is driven by pin 2 of the 174 at B8. This signal serves to switch between TEXT and graphics. When the C Input is low, one of the Data Inputs D0 through D3 are candidates to become the output. Select inputs A and B choose between the four inputs. All four inputs D0 through D3 are, however, driven by the video text signal. Therefore, we are in TEXT mode regardless of the values of the A and B inputs when C Input is low.

When the C input is high, one of the data inputs D4 through D7 are selected to become the output signal. Here the final selection process is more involved.

The Zb and Zd outputs of the 257 pass through the 194 at AlO which acts as a latch. The QO and Ql outputs of the 194 which reflect the levels of the Zb and Zd outputs from the 257, drive the A and B inputs, selecting either Data Input D4, D5, D6, or D7. The selected input becomes the final output.

In LORES mode, Data Input set 0 is selected. HO and VC from the Sync Counters are now routed to the A and B inputs, respectively, of the 151. This causes two effects:

- 1. When VC is low, the 194 at B4 is selected. When VC is high, the 194 at B9 is selected.
- 2. On even numbered columns, data is tapped from each 194 at its Q0 output. On odd numbered columns, data is tapped from each 194 at its Q2 output. This allows for continuous LORES patterns to be generated across the screen. This happens because each 194 is two clockings out of phase after 14 clockings (14 MOD four is two). The "tap" is moved two places to corrector for this.

VC, from the Sync Counters, changes polarity every time four horizontal lines are generated. Switching between the Twin 194s every four horizontal lines causes a byte of Latched RAM Data to appear as two LORES squares stacked on top of one another.

In HIRES mode, the A and B inputs to the 151 are both low. This causes only the QO output of the 194 at B4 to be selected.

In summary for mode switching:

- 1. In TEXT mode the C input to the 151 at A9 is low. Any values for the A and B inputs to the 151 selected TEXT video. In either graphics mode, the C input is high.
- 2. In LORES mode, HO and VC from the Sync Counters drive the A and B inputs to the 151, causing a byte of Latched Ram Data to appear as two LORES squares, stacked one on top of another.
- 3. In HIRES mode, only QO of the 194 at B4 is selected as video data.

At the bottom of Figure S-11 are two soft switch outputs, TEXT and MIX, two soft Sync Counter outputs V2 and V4, and RAS' from System Timing. These signals combine in the gates at B12 and B13. The resulting signal, delayed by 1.5 microseconds by the cascaded latches at B5 and B8 drives the C input to the 151 switching between TEXT (C input high). These gates allow for MIX mode which has four text lines at the bottom of the screen. The HIRES ENABLE signal is produced by ANDing the HIRES signal with latch output B8-2, and is used to alter the addressing scheme when in HIRES mode.

In either GRAPHICS mode, brightness and color information is contained in the bit patterns that are shifted out. Brightness, or luminance is based on the ratio of the number of dots set high to the total number of dots sent out within a given screen area.

Color information is based on the phase relationship between

VERSION

COLOR BURST signal, which is sent for a brief time following the rising edge of the horizontal Sync pulse, and the serial video data.

As explained in the new APPLE II Reference Manual, the most significant bit from Latched RAM Data serves as a control bit in REV 1 or higher boards. This creates an additional 70ns delay to the serial video when the high-order bit from Latched RAM Data is set. We get green, violet, white and black when the "control bit" is 0 and orange, blue, whitel, and black! when the control bit is 1.

The gates in the upper right corner of Figure S-11 produce the horizontal and vertical sync pulses that allow a television set to "lock in" to the APPLE II video signal. APPLE II generates composite video (all video information is contained in one signal); sync pulses are mixed in with the video data via R6. Looking at the System Timing Diagram, we see that horizontal blanking occurs during the first 25 counts of the Sync Counters. Note also that vertical blanking occurs whenever V3 and V4 from the Sync Counters are both high. Within each horizontal and vertical blanking period, a corresponding sync pulse is generated.

Circuits disable the 151 during blanking, thus forcing its output to a logic 0. Looking at Figure S-11, we can trace back from the STRB Input of the 151 (pin 7) through the 194 at A10 to pin 6 of the OR gate at C14. Since the STRB Input to the 151 is active low, we want the OR gate to go high only during horizontal or vertical blanking. Driving pin 5 of the OR gate is the HBL (Horizontal BLanking) signal produced by pin 6 of the LS51 - this signal is high during the first four counts of the Sync Counters. Driving pin 4 of the OR gate is V3 ANDed with V4, which is the Vertical Blanking signal. The sync pulses are produced by ANDing the blanking signals with a few more timing signals to narrow them down within the blanking periods. For the horizontal sync pulse we AND HBL with V3. For the vertical sync pulse we AND VBL with V2 And V1'. This is done with the lower LS51 in Figure S-11. This LS51 ORs the horizontal and vertical sync pulses and inverts the result so our sync pulses will be low-going. The final result is mixed into the output via R8.

Rev l or later boards have a modified version of the sync circuit, which corrects for some timing problems encountered when interfacing the APPLE II to certain television set models.

COLOR BURST occurs during HBL when H4 is high and H2 is low. Looking at the System Timing Diagram, we see that this starts right after the horizontal sync pulse and continues until H2 goes high (4 microseconds total time).

The COLOR BURST signal is shaped by R5, L1, C2, C3. This network is a tank circuit which is tuned to the COLOR BURST frequency of 3.58 Mhz.


Adjusting C3 causes a slight phase shift to the COLOR BURST signal with reference to the video data and has the effect of shifting the colors on the screen. This provides a "fine tuning" color adjustment on the APPLE II to supplement controls found on the television set.

\*Early revision boards used a 2513 Character Generator.

DENSIDA NENSION

### 'IDEO STATE DIAGRAM

KOR.LONTAL CHARACTER POSITIONS: 25 STATES OF BLANKING, 40 STATES OF "LIVE" VIDEO. FACH STATE (ONE CHARACTER WIDE) LASTS 1 MICROSECOND (CLOCKED BY LDPS!)






### **Apple II Computer Technical Information**

### APPLE II / APPLE II-PLUS LEVEL II SERVICE REFERENCE MANUAL

### **Pre-Release Version**

# CHAPTER 8 MORE MEMORY



# Written by Apple Computer, Inc. • Level II Service Center 1981

( This page is not part of the original service manual )

#### MORE MEMORY

The Apple's 6502 microprocessor can directly reference a total of 65,536 distinct memory locations. You can think of the Apple's memory as a book with 256 "pages", with 256 memory locations on each page. For example, "page \$30" is the 256 memory locations beginning at location #3000 and ending at location \$30FF. Since the 6502 uses two eight-bit bytes to form the address of any memory location, you can think of the bytes as the page number and other as the location within the page.

The Apple's 256 pages of memory fall into three categories: Random Access Memory (RAM), Read-Only Memory (ROM), and Input/Output locations (I/O). Different areas of memory are dedicated to different functions. The Apple's basic memory map looks like this:

Page Number: Decimal Hex     Sall   Sall     Sall     Sall     Sall     Sall     Sall     RAM (45K)   Sall	Map	mory !	m Me	Sid	
8 S80 1 S81 2 S81 2 S82			T.		
1 SØT 2 SØT				ecimal	De
2 S#Z  - RAM (45K)  190 SBE 191 SBF  192 SC# 193 SCI  - I/O (2K)  198 SC6 199 SC7 200 SCB 201 SC9  - I/O ROM (2K)			[		-
RAM (45K)  190 SBE 191 SBF  192 SCIP 193 SCI  - I/O (2K)  198 SC6 199 SC7 200 SCI 201 SC9 - I/O ROM (2K)					
190 SBE 191 SBF 192 SCF 193 SCI			MEZ		2
191 SBF  192 SCF 193 SCI	M	RA	. [		
191 SBF  192 SCF 193 SCI					
192 SCF 193 SCI 			SBE	98	19
193 SCI . I/O (2K) . 198 SC6 199 SC7 200 SCI 201 SC9 . I/O ROM (2K)			SBF	)1	19
198 SC6 199 SC7 200 SC3 201 SC9		-	;	-	
198 SC6 199 SC7 200 SC3 201 SC9			SCI	93	19.
198 SC6 199 SC7 200 SC3 201 SC9	10.15		.		•
199 SC7 200 SC3 201 SC9 L/O ROM 423C	/U (.	17	٠		٠
199 SC7 200 SC3 201 SC9 L/O ROM 423C			506	98	19
201 SC9					
			sa	30	201
-			SC9	<b>3</b> 1	20
-			-		١.
· - [	RON	VO!			
206 SCE			SCE	14	
207 SCF				-	
208 SD# .					
209 SDI					
			- ;		
. ROM (12 <b>K)</b>	OM (	RO	-		
254 SFE					:
254 SFF					1

Figure 5. System Memory Map





#### RAM STORAGE

The area in the Apple's memory map which is allicated for RAM memory begins at the bottom of Page Zero and extends up to the end of Page 191. The Apple has the capacity to house from 4K (4,096 bytes) of RAM on its main circuit board, (only early revisions with RAM configuration blocks). In addition, you can expand the RAM memory of your Apple all the way up to 64K (65,536 bytes) by installing an Apple Language Card. This extra 16K of RAM takes the place of the Apple's ROM memory, with two 4K segments of RAM sharing the 4K range from \$D000 to \$DFFF.

Most of your Apple's RAM memory is available to you for the storage of programs and data. The Apple, however, does reserve some locations in RAM for use of the System Monitor, various languages, and other system functions. Here is a map of the available areas in RAM memory:

	1	able 16: RAM Organization	and Usage
Page Num Decimal	ber: Hex	Used For:	
•	S00	System Programs	
1	SØ1	System Stack	
2	SØ2	GETLN Input Buffer	
3	SØ3	Monitor Vector Locations	
4 5 6 7	\$84 \$85 \$86 \$87	Text and Lo-Res Graphics Primary Page Storage	
8 9 10 11	SØ8 SØ9 SØA SØB	Text and Lo-Res Graphics Secondary Page Storage	FREE
12 through	SØC		PREE
31	SIF		RAM
32 through	S2Ø	Hi-Res Graphics Primary Page	
63	S3F	Storage	
64	S40	Hi-Res Graphics Secondary Page	•
through	S5F	Storage	
96 through	\$60		3
191	SBF		

### ZERO PAGE MEMORY MAPS

					Tab	le 18	: M	nito	. Zer	Pæ	e Us	age					
Deci	mai	Ø	ì	2	3	4	5	6	7	8	9	10	11	12	13	14	15
_	Hex	SØ	<b>S</b> 1	<b>S</b> 2	<b>\$</b> 3	\$4	<b>\$</b> 5	<b>\$</b> 6	\$7	28	<b>5</b> 9	\$A	\$B	\$C	SD	SE	SF
•	586																
16	<b>S16</b>	1															
32	529	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
48	\$3 <b>6</b>	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
64	<b>346</b>	•	•	•	•	•	•	•	•	•	•					•	•
89	\$50	•	•	•	•	•	•										
96	\$66	1				•											
112	570																
128	<b>586</b>	1															
144	<b>\$99</b>																
169	SAS	1															
176	\$B <b>#</b>	1															
192	SCI																
298	SD@																
224	SEO	1															
240	·SFØ																

				Tabl	e 19:	App	lesof	t II I	BASI	C Ze	ro Pa	ee Us	2ge				
Deci	mal	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	Hex	SØ	\$1	\$2	<b>\$</b> 3	\$4	<b>\$</b> 5	\$6	\$7	\$8	\$9	SA	SB	SC	SD	\$E	SF
•	\$00	•	•	•	•	•	•					•	•	•	•	•	•
16	\$10	•	•	•	•	•	•	•	•	•							
32	\$20																
48	\$30	1															
64	<b>S40</b>	1															
80	<b>S</b> 50	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
96	<b>S60</b>	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
112	S70	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
128	\$80	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
144	\$90	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
160	SAB	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
176	SBØ	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
192	SCO	•	•	•	•	•	•	•	•	•	•	•	•	•	•		_
298	SDØ	•	•	•	•	•	•			•	•	•	•	•	•	•	•
224	SEØ	•	•	•		•	•	•	•	•	•	•					
249	SFØ	•	•	•	•	•	•	•	•	•							



Following is a breakdown of which ranges are assigned to which functions:

Zero page: Due to the construction of the Apple's 6502 microprocessor, the lowermost page in the Apple's memory is prime real estate for machine language programs. The System Monitor uses about 20 locations on Page Zero; Apple Integer BASIC uses a few more; and Applessoft II BASIC and Apple Disk Operating System use the rest. Tables 18, 19, 20, and 21 show the locations on zero page which are used by these system functions.

Page one: The Apple's 6502 microprocessor reserves all 256 bytes of Page 1 for use as a "stack". Even though the Apple usually uses less than half of this page at any one time, it is not easy to determine just what is being used and what is lying fallow, so you shouldn't try to use Page 1 to store any data.

Page two: The GETLN subroutine, which is used to get input lines by most programs and languages, uses Page 2 as its input buffer. If you're sure that you won't be typing any long input lines, then you can (somewhat) safely store temporary data in the upper regions of Page 2.

Page three: The Apple's Monitor ROM (both the Autostart and the original) use the upper sixteen locations in Page Three, from location \$3F0 to \$3FF (decimal 1008 to 1023). The Monitor's use of these locations is outlined on Table 14.

Pages four through seven. This 1,024-byte range of memory locations is used for the Text and Low-Resolution Graphics Primary Page display, and is therefore unusable for storage purposes. There are 64 locations in this range which are not displayed on the screen. These 64 locations are reserved for use by the peripheral cards.



								DOS	2 7 7	ern	Page	Usage					
				T	ble 2	0: A	pple	003	7.5.2	8	9	Usage 10		12	13	14 SE	15 <b>S</b> F
Decin	nal	8	1	2	3	<b>\$</b> 4	\$5	<b>\$</b> 6	\$7	\$8	\$9	SA	SB	SC	SD	<u> 3E</u>	
_	Hex	SØ	<u> 51</u>	\$2	<b>S</b> 3												
•	\$00												_	_	_	•	•
16	\$10	١						•	•			•	•	•	-	•	•
32	\$20	1					•	•	•	•	•		_		•		
48	\$30	1		_	_	•	•	•	•	•		•	•	•	_		
64	<b>S40</b>	•	•	•	•	•						_					•
86	\$50	1							•	•	•	•					
96	\$60	1															
112	\$70	•															
128	289																•
144	\$90	1			•												
160	SAG	1.										_	_		•		
176		•										•	•	•			
192	SCØ									•	•						
208	SDE																
224	SEO																
246	SF0																

						1. 1.	1000	- BA	SIC 2	ero l	Page	Usage	:				15
				T 2	ble Z	1: 11	itege		7	8	9	10	11	12	13	14	15 <b>S</b> F
Decir	nal	0	1	2	3	4	5	<b>\$</b> 6	\$7	\$8	\$9	SA	SB	SC	SD	SE	-3F
,	Hex	50	\$1	\$2	\$3	<u>\$4</u>	\$5										
)	\$00																
16	\$10	1															
32	\$20	1															
48	\$30	1										•	•	•	•		
64	\$40	1					_	•	•	•	•	•	•	•	•		•
80	\$50	1			_			•	•	•	•	•	•	•	•		•
96	<b>\$60</b>	•	•	•	•	-	•	•	•	•	•	•	•	•	•	•	•
112	\$76	•	•	•	•		•	•	•	•	•	•	•	•		•	•
128	<b>\$89</b>	•	•	•	•		•	•	•	•	•	•	•	•		•	•
144	<b>\$90</b>	•	•	•		•	•	•	•	•	•	•	•	•		•	•
160	\$AØ	•	•	•	_	•	•	•	•	•	•	•	•	•		•	•
176		•	•	•				•	•	•	•	•	•	•	. •	•	. (
192		•	•	_			. •	•	•	•	•	•	•	•	•		
298	SD0		•	•													
224																	
240	SFØ	- 1															



#### RAM CONFIGURATION BLOCKS


NOTE: RAM Configuration blocks are not included on Revision 7 and later Apple boards.

The Apple's RAM memory is composed of eight to 24 integrated circuits. These IC'S reside in three rows of sockets on the Apple board. Each row can hold eight chips of either the 4,096-bit (4-K) or 16,384-bit (16K) variety. The 4K RAM chips are of the Mostek "4096" family, and may be marked "MK4096" or "MCM6604". The 16K chips are of the "4116" type, and may have the denomination "MK4116" or "UPD4260". Each row must have eight of the same type of chip, although different rows may hold different types.

A row of eight 16K IC'S represents 16,384 eight-bit bytes of RAM. The leftmost IC in a row represents the lowermost (least significant) bit of every byte in that range, and the rightmost IC in a row represents the uppermost (most significant) bit of every byte. The row of RAM IC'S which is frontmost on the Apple board holds the RAM memory which begins at location 0 in the memory map; the next row back continues where the first left off.

You can tell the Apple how much memory it has, and of what type it is, by plugging Memory Configuation Blocks into three IC sockets on the left side of the Apple board. These configuration blocks are three 14-legged critters which look like big, boxy integrated circuits. But there are no chips inside of them; only three jumper wires in each. The jumper wires "strap" each row of RAM chips into a specific place on the Apple's memory map. All three configuration blocks should be strapped the same way. Apple supplies several types of standard configuration blocks for the most common system sizes.

There are nine different RAM memory configurations possible in your Apple. These nine memory sizes are made up from various combinations of 4K and 16K RAM chips in the three rows of sockets in the Apple. The nine memory configurations are:



Of the fourteen "legs" on each controller block, the three in the upper-right corner represents the three rows of RAM chips on the Apple's main board. There should be a wire jumper from each one of these pins to another pin in the configuration block. The "other pin" corresponds to a place in the Apple's memory map where you want the RAM chips in each row to reside. The pins on the configuration block are represented thus:

Figure 7. Memory Configuration
Block Pinouts

If a row contains eight chips the 16K variety, then you should connect a jumper wire from the pin corresponding to that row to a pin corresponding to a 16K range of memory. Similarly, if a row contains eight 4K chips, you should connect a jumper wire from the pin that row to a pin corresponding to a 4K range of memory. You should never put 4K chips in a row strapped for 16K, or vice versa. It is also not advisible to leave a row unstrapped, or to strap two rows into the same range of memory.

You should always make sure that there is some kind of memory beginning at location 0. Your Apple's memory should be in one contiguous block, but it does not need to be. For example, if you have only three sets of 4K chips, but you want to use the primary page fo the High-Resolution Graphics mode, then you would strap one row of 4K chips to the beginning of memory (4K range \$0000 through \$0FFF), and strap the other two rows to the memory range used by the High-Resolution Graphics primary page (4K ranges \$2000 through \$2FFF and \$3000 through \$3FFF). This will give you 4K bytes of RAM memory to work with, and 8K bytes of RAM to be used as a picture buffer.

There is a problem in Apples with Revision 0 boards and 20K or 24K of RAM. In these systems, the 8K range of the memory map from \$400 to \$5FFF is duplicated in the memory range \$6000 of \$7FFF, regardless of whether it contains RAM or not. So systems with only 20K or 24K of RAM would appear to have 24K or 36K, but this extra RAM would be only imaginary. This has been changed in the Revision 1 Apple II boards.



#### ROM STORAGE

The Apple, in its natural state, can hold from 2K (2,048 bytes) to 12K (12,288 bytes) of Read-Only memory on its main board. This ROM memory can include the System Monitor, a couple of dialects of the BASIC language, various system and utility programs, or pre-packaged subroutines such as are included in Apple's Programmer's Aid #1 ROM.

The Apple's ROM memory resides in the top 12K (48 pages) of the memory map, beginning at location \$D000. For proper operation of the Apple, there must be some kind of ROM in the uppermost locations of memory. When you turn on the Apple's power supply, the microprocessor must have some program to execute. It goes to the top locations in the memory map for the address of this program. In the Apple, this address is stored on ROM, and is the address of a program within the same ROM. This program initializes the Apple and lets you start to use it.

Here is a map of the Apple's ROM memory, and of the programs and packages that Apple currently supports in ROM:

Table 17: ROM Organization and Usage									
Page Nu	mber: Hex	Used By:							
208 212	SDØ SD4	Programmer's Aid #1							
216 220	SD8 SDC		Ap <del>ples</del> oft						
224	SEØ		II BASIC						
228 232	SE4 SE8	Integer BASIC	DASIC						
236 24 <b>0</b>	SEC SFØ								
244	SF4	Utility Subroutines							
24 <b>8</b> 252	SF8 SFC	Monitor ROM	Autostart ROM						

Six 24-pin sockets on the Apple's board hold the ROM integrated circuits. Each sockets can hold one of a type 9316B 2,048-byte by 8-bit Read-Only Memory. The leftmost ROM in the Apple's board holds the upper 2K of ROM in the Apple's memory map; the rightmost ROM IC holds the ROM memory beginning at page \$DO in the memory map. If a Rom is not present in a given socket, then the values contained in the memory range corresponding to that socket will be unpredictable.

The Apple Firmware card can disable some or all of the ROMS on the Apple board, and substitute its own ROMs in their place. When you have an Apple Firmware card installed on any slot in the Apple's board, you can disable the Apple's on-board ROM'S by flipping the card's controller switch to its UP position and pressing and releasing the RESET button, or by referencing location \$CO80 (decimal 49280 or -16256). To enable the Apple's on-board ROM'S again, flip the controller switch to the DOWN position and press RESET, or reference location \$CO81 (decimal 49281 or -16255).






### **Apple II Computer Technical Information**

## APPLE II / APPLE II-PLUS LEVEL II SERVICE REFERENCE MANUAL

### **Pre-Release Version**

# CHAPTER 9 SYSTEM MONITOR



# Written by Apple Computer, Inc. • Level II Service Center 1981

( This page is not part of the original service manual )

## PRE-RELEASI VERSION

#### THE SYSTEM MONITOR

Buried deep within the recesses of the Apple's F8 ROM is a masterful program called the System Monitor. It acts as both a supervisor of the system and a slave to it; controls all programs and all programs use it. You can use the powerful features of the System Monitor to discover the hidden secrets in all 65,536 memory locations. From the Monitor, you may look at one, some, or all locations; you may change the contents of any location; you can write programs in Machine and Assembly languages to be executed directly by the Apple's microprocessor; you can save vast quantities of data and programs onto cassette tape and read them back in again; you can move and compare thousands of bytes of memory with a single command; and you can leave the Monitor and enter any other program or language on the Apple.

#### ENTERING THE MONITOR

The Apple System Monitor program begins at location number \$FF69 (decimal 65385 or -151) in memory. To enter the Monitor, you or your BASIC program can CALL this location. The Monitor's prompt (an asterisk [\*]) will appear on the left edge of the screen, with a flashing cursor to its right. The Monitor accepts standard input lines just like any other system or language on the Apple. It will not take and action until you press RETURN. Your input lines to the Monitor may be up to 255 characters in length. When you have finished your stay in the Monitor, you can return to the language you were previously using by typing CTRL C <CR> (or, with the Apple DOS:

3DOG <CR> or RESET

#### ADDRESSES AND DATA

Talking to the Monitor is somewhat like talking to any other program or language on the Apple: type a line on the keyboard, followed by a <CR), and the Monitor will digest what you typed and act according to those instructions. You will be giving the Monitor three types of information: addresses, values, and commands. Addresses and values are given to the Monitor in hexadecimal notation uses the ten decimal digits (0-9) to represent themselves and the first six letters (A-F) to represent the numbers 10 through 15. A pair of hex digits can assume any value from 0 to 255, and a group of four hex digits can denote any number from 0 to 65,536. It so happens that any address in the Apple can be represented by four hex digits, and any value by two hex digits. This is is how you tell the Monitor about addresses and values. When the Monitor is looking for an address, it will take any group of hex digts. If there are fewer than four digits in the group, it will prepend leading zeroes; if there are more than four hex digits, the Monitor will truncate the group and use only the last four hex digits. It follows the smae procedure when looking for two-digit data values.

The Monitor recognizes 22 different command characters. Some of these are punctuation marks, others are upper-case letters or control characters. In the following sections, the full name of a command will appear in capital letters. The Monitor needs only the first letter of the command name. Some commands are invoked with control characters. You should note that although the Monitor recognizes and interprets these characters, a control character typed

on an input line will not appear on the screen.

The Monitor remembers the addresses of up to five locations. Two of these are special: they are the addresses of the last location whose value you inquired about, and the location which is next to have its value changed. This are called the last opened location and the next changeable location. The usefulness of these two addresses will be revealed shortly.

#### EXAMINING THE CONTENTS OF MEMORY

When you type the address of a location in memory alone on an input line to the Monitor, it will reply\* with the address you typed, a dash, a space, and the value\*\* contained in that location, thus:

Each time the Monitor displays the value contained in a location, it remembers that location as the last opened location. For technical reasons, it also considers that location as the next changeable location.

- \* In the example, your queries are in normal type and the Apple replies in BOLDFACE.
- \*\* The values printed in these examples may differ from the values displayed by your Apple instructions.

#### EXAMINING SOME MORE MEMORY

If you type a period (.) on an input line to the Monitor, followed by an address, the Monitor will display a memory dump: the values contained in all locations from the last opened location to the location whose address you typed following the period. The Monitor then considers the last location displayed to be both the last opened location and the next changeable location.

\*20
0020- 00
\*.2B

0021- 28 00 18 0F 0C 00 00
0028- 18 06 D0 07
\*300

0300- 99
\*.315

0301- B9 00 08 0A 0A 0A 99



#### 0308- 00 08 C8 D0 F4 A6 2B A9 0310- 09 85 27 AD CC 03 \*.32A 0316- 85 41 0318- 84 40 8A 4A 4A 4A 4A 09 0320- C0 85 3F A9 5D 85 3E 20 0328- 43 03 20

# PRE-RELEASE VERSION

You should notice several things about the format of a memory dump. First, the first line in the dump begins with the address of the location following the last opened location; second, all other lines begin with addresses which end alternately in zeroes and eights; and third, there are never more that eight values displayed on a single line in a memory dump. When the Monitor does a memory dump, it starts by displaying the address and value of the location following the last opened location. It then proceeds to the next successive location in memory. If the address of that location ends in an 8 or a 0, the Monitor will "cut" to a new line and display the address of that location and continue displaying values. After it has displayed the value of the location whose address you specified, it stops the memory dump and sets the address of both the last opened location, the Monitor will display the address and value of only the location following the last opened location.

You can combine the two commands (opening and dumping) into one operation by concatenating the second to the first; that is, type the first address, followed by a period and the second address. This two-addresses-separated-by-aperiod form is called a memory range.

```
*300.32F
0300- 99 B9 00 09 0A 0A 0A 99
0308- 00 08 C8 D0 F4 A6 2B A9
0310- 09 85 27 AD CC 03 85 41
0318- 84 40 8A 4A 4A 4A 4A 09
0320- CO 85 3F A9 5D 85 3E 20
0328- 43 03 20 46 03 A5 3D 4D
*30.40
0030- AA 00 FF AA 05 C2 05 C2
0038- 1B FD DO 03 3C 00 40 00
0040 - 30
*E015.E025
E015- 4C ED ED
E018- A9 20 C5 24 B0 OC A9 8D
E020- A0 07 S0 ED FD A9
*
```

#### EXAMINING STILL MORE MEMORY

A single press of the <CR> key will cause the Monitor to respond with one line of memory dump; that is, a memory dump from the location following the last

opened location to the next eight-location "cut". Once again, the last location displayed is considered the last opened and next changeable location.

```
*5

0005- 00

*<CR>
00 00

*<CR>

0008- 00 00 00 00 00 00 00 00 00

*32

0032- FF

*<CR>
AA 00 C2 05 C2

*<CR>

0038- 1B FD D0 03 3C 00 3F 00
```



CHANGING THE CONTENTS OF A LOCATION

You've heard all about the "next changeable location"; now you're going to use it. Type a colon followed by a value.

\*0 0000- 00 \*:5F

Presto! The contents of the next changeable location have just been changed to the value you typed. Check this by examining that location again:

\*0 0000- 5F

You can also combine opening and changing into one operation:

\*302:42 \*302 0302-42

When you change the contents of a location, the old value which was contained in that location disappears, never to be seen again. The new value will stick around until it is replaced by another hexadecimal value.

#### CHANGING THE CONTENTS OF CONSECUTIVE LOCATIONS

You don't have to type an address, a colon, a value, and press <CR> for each and every location you wish to change. The Monitor will allow you to change the values of up to eighty-five locations at a time by typing only the initial address and colon, and then all the values separated by spaces. The Monitor will duly file the consecutive values in consecutive locations, starting at the next changeable location. After it has processed the string of values, it will assume that the location following the last changed location is the next changeable location. Thus, you can continue changing consecutive locations without breaking stride on the next input line by typing another colon and more values.

\*300:69 01 20 ED FD 4C 0 3

\*300

0300-69 \*<CR> 01 20 ED FD 4C 00 03

\*10:0 1 2 3

**\*:**4 5 6 7

\*10.17

0010- 00 01 02 03 04 05 06 07

\*



#### MOVING A RANGE OF MEMORY

You can treat a range of memory (specified by two addresses separated by a period) as an entity unto itself and move it from one place to another in memory by using the Monitor's MOVE command. In order to move a range of memory from one place to another, the Monitor must be told both where the range is situated in memory and where it is to be moved. You give this information to the Monitor in three parts: the address of the destination of the range, the address of the first location in the range proper, and the address of the last location in the range. You specify the starting and ending addresses of the range in the normal fashion, by separating them with a period, You indicate that this range is to be placed somewhere else by separating the range and the destination address with a left caret (<). Finally, you tell the Monitor that you want to move the range to the destination by typing the letter M for "MOVE". The final command looks like this:

{destination} < {start}.{end} M

When you type this line to the Monitor, of course, the words in curly brackets should be replaced by hexadecimal address and the spaces should be omitted. Here are some real examples of memory moves:

\*0.F

0000- 5F 00 05 07 00 00 00 00 0008- 00 00 00 00 00 00 00 \*300:A9 8D 20 ED FD A9 45 20 DA FD 4C 00 03 PRE-RELEAS: VERSION

\*300.30C

0300- A9 8D 20 ED FD A9 45 20 0308- DA FD 4C 00 03 \*<300.30CM

\*0.C

0000- A9 8D 20 ED FD A9 45 20 0009- DA FD 4C 00 03 \*310<8.AM

\*310.312

0310- DA FD 4C \*2<7.9M

0000- A9 8D 20 DA FD A9 45 20 0008-DA FD 4C 00 03

The Monitor simply makes a copy of the indicated range and moves it to the specified destination. The original range is left undisturbed. The Monitor remembers the last location in the original range as the last opened location, and the first location in the original range as the next changeable location. If the second address in the range specification is less than the first, then only one value (that of the first location in the range) will be moved.

If the destination address of the MOVE command is inside the original range, then strange and (sometimes) wonderful things happen: the locations between the beginning of the range and the destination are treated as a sub-range and the values in this sub-range are replicated throughout the original range. See "Special Tricks", for an interesting application of this feature.

#### COMPARING TWO RANGES OF MEMORY

You can use the Monitor to compare two ranges of memory using much the same format as you use to move a range of memory from one place to another. In fact, the VERIFY command can be used immediatly after a MOVE to make sure that the move was successful.

The VERIFY command, like the MOVE command, needs a range and a destination. In shorthand:

```
{destination} < {start}.{end} V
```

The Monitor compares the range specified with the range beginning at the destination address. If there is any discrepancy, the Monitor displays the address at which the difference was found and the two offending values.

\*0:D7 F2 E9 F4 F4 E5 EE A0 E2 F9 A0 C3 C4 C5

\*300<0.DM

\*300<0.DV

\*6:E4

\*300<0.DV

0006-E4 (EE)



Notice that if the VERIFY command finds a discrepancy, it displays the address of the location in the original range whose value differs from its counterpart in the destination range. If there is no discrepancy, VERIFY displays nothing. It leaves both ranges unchanged. The last opened and next changeable locations are set just as in the MOVE command. As before, if the ending address of the ranges will be compared. VERIFY also does unusual things if the destination is within the original range; see "Special Tricks".

#### SAVING A RANGE OF MEMORY ON TAPE

The Monitor has two special commands which allow you to save a range of memory onto cassette tape and recall it again for later use. The first of these two commands, WRITE, lets you save the contents of one to 65,536 memory locations on standard cassette tape.

To save a range of memory to tape, give the Monitor the starting and ending addresses of the range, followed by the letter W (for WRITE):

{start}.{end} W

To get an accurate recording, you should put the tape recorder in record mode before you press <CR> on the input line. Let the tape run a few seconds, then press <CR>. The Monitor will write a ten-second "leader" tone onto the tape, followed by the data. When the Monitor is finished, it will sound a 'beep!' and give you another prompt. You should then rewind the tape, and label the tape with something intelligible about the memory range that's on the tape and what it's supposed to be.

\*0:FF FF AD 30 CO 88 DO 04 C6 01 FO 08 \*:CA DO F6 A6 OO 4C 02 OO 60

\*0.14

0000- FF FF AD 30 CO 88 DO 04 0008- C6 OA FO 08 CA DO F6 A6 0010- OO 4C O2 OO 60 \*0.14W

\*

It takes about 35 seconds total to save the values of 4,096 memory locations preceded by the ten-second leader onto tape. This works out to a speed of about 1,350 bits per second, average. The WRITE command writes one extra value on the tape after it has written the values in the memory range. is extra value is the checksum. It is the partial sum of all values in the range. The READ subroutine uses this value to determine if a READ has been successful (see below).

#### READING A RANGE FROM TAPE

Once you've saved a memory range onto tape with the Monitor's WRITE command, you can read that memory range back into the Apple by using the Monitor's READ command. The data values which you've stored on the tape need not be read back into the same memory range from whence they came; you can tell the Monitor to put those values into any similarly sized memory range in the Apple's memory.

The format of the READ command is the same as that of the WRITE command, except that the command letter is R, not W:

```
{start}.{end} R
```

Once again, after typing the command, don't press <CR>. Instead, start the tape recorder in PLAY mode and wait for the tape's nonmagnetic leader to pass by. Although the WRITE command puts a ten-second leader tone on the beginning of the tape, the READ command needs only three seconds of this leader in order to lock on to the frequency. So you should let a few seconds of tape go by before you press <CR>, to allow the tape recorder's output to settle down to a steady tone.

After the Monitor has read in and stored all the values on the tape, it reads in the extra checksum value. It compares the checksum on the tape to its own checksum, and if the two differ, the Monitor beeps the speaker and displays "ERR". This warns you that there was a problem during the READ and that the values stored in memory aren't the values which were recorded on the tape. If, however, the two checksums match, the Monitor will give you another prompt.

#### CREATING AND RUNNING MACHINE LANGUAGE PROGRAMS

Machine language is certainly the most efficient language on the Apple, albeit the least pleasant in which to code. The Monitor has special facilities for those of you who are determined to use machine language to simplify creating, writing, and debugging machine language programs.

You can write a machine language program, take the hexadecimal values for the opcodes and operands, and store them in memory using the commands covered above. You can get a hexadecimal dump of your program, move it around in memory, or save it to tape and recall it agian simply by using the commands you've already learned. The most important command, however, when dealing with machine language programs is the GO command. When you open a location from the Monitor and type the letter G, the Monitor will cause the 6502 microprocessor to start executing the machine language program which begins at the last opened location. The Monitor treats this program as a subroutine: when it's finished, all it need do is execute an RTS (return from subroutine) instruction and control will be transferred back to the Monitor.

Your machine language programs can call many subroutines in the Monitor to do various things. Here is an example of loading and running a machine language program to display the letters A through Z:

\*300:A9 C1 20 ED FD 18 69 1 C9 DB D0 F6 60 \*300.30C 0300- A9 C1 20 ED FD 18 69 01 0308- C9 DB D0 F6 60 \*300G

ABCDEFGHIJKLMNOPQRSTUVWXYZ

PRE-RELEASI VERSION

(The instruction set of the Apple's 6502 microprocessor is listed in Appendix)

Now, straight hexadecimal code isn't the easiest thing in the world to read or debug. With this in mind, the creators of the Apple's Monitor neatly included a command to list machine language programs in assembly language form. This means that instead of having one, two, or three bytes of unformatted hexadecimal gibberish to comprehend for each instruction. The LIST command to start at the specified location and display a screenfull (20 lines) of instructions:

*300L				
0300-	A9 C1		LDA	#SC1
0302-	20 ED	FD	JSR	\$SFDED
0305-	18		CLC	
0306-	69 01		ADC	#\$01
0308-	C9 DB		CMP	#\$DB
030A-	DO F6		BNE.	\$0302
030C-	60		RTS	
030D-	00		BRK	
030E-	00		BRK	

030F- 00 0310- 00 0311- 00 0312- 00 0313- 00 0314- 00 0315- 00 0316- 00 0317- 00 0318- 00 0319- 00	BRK	PRE-REIGASE VERSION
--	---	------------------------

Recognize those first few lines? They're the assembly language form of the program you typed a page or so ago. The rest of the lines (the BRK instructions) are just there to fill up the screen. The address that you specify is remembered by the Monitor, but not in one of the ways explained before. It's put in the Program Counter, which is used solely to point to locations within programs. After a LIST command, the Program Counter is set to point to the location immediately following the last location displayed on the screen, so that if you do another LIST command it will continue with another screenfull of instructions, starting where the first screen left off.

#### THE MINI-ASSEMBLER

There is another program within the Monitor\* which allows you to type programs into the Apple in the same assembly format which the LIST command displays. This program is called the Apple Mini-Assembler. It is a "mini-assembler because it cannot understand symbolic lables, something that a full-blown assembler must do. To run the Mini-Assembler, type:

\*F666G

!

You are now in the Mini-Assembler. The exclamation point (!) is the prompt character. During your stay in the Mini-Assembler, you can execute any Monitor command by prededing it with a dollar sign (\$). Aside from that, the Mini-Assembler has an instruction set and syntax all its own.

The Mini-Assembler remembers one address, that of the Program Counter. Before you start to enter a program, you must set the Program Counter to point to the location where you want your program to go. Do this by typing the address followed by a colon. Follow this with the mnemonic for the first instruction in your program, followed by a space. Now type the operand of the instruction (Formats for operands are listed on page 66). Now press <CR>. The Mini-Assembler converts the line you typed into hexadecimal, stores it in memory beginning at the location of the Program Counter, and then disassembles it again and displays the disassembled line on top of your input line. It then poses another prompt on the next line. Now it's ready to accept the second instruction in your program. To tell it that you want the next instruction to follow the first don't type and address or a colon, but only a space, followed by the next instruction's mnemonic and operand. Press <CR>. It assembles that line and

#### waits for another.

If the line you type has an error in it, the Mini-Assembler will beep loudly and display a circumflex (^) under or near the offending character in the input line. Most common errors are the result of typographical mistakes: misspelled mnemonics, missing parentheses, etc. The Mini-Assembler also will reject the input line if you forget the space before or after a mnemonic or include an extraneous character in a hexadecimal value or address. If the destination address of a branch instruction is out of the range of the brranch (more than 127 locations distant from the address of the isntruction), the Mini-Assembler will also flag this as an error.

!300-LDX #02			
0300- A2 02 ! LDA \$0,X	LDX	#\$02	PRE-REI EMQE
0302- B5 00 ! STA \$10,X	LDA	\$00 <b>,</b> X	
0304- 95 10 ! DEX	STA	\$10,X	VERSION
0306- CA ! STA \$D030	DEX		
0307- 8D 30 CO ! BPL \$302	STA	\$C030	
030A- 10 F6 ! BRK	BPL	\$0302	
030C- 00 !	BRK		

To exit the Mini-Assembler and re:enter the Monitor, either press <CR> or type the Monitor command (preceded by a dollar sign) FF69G:

!\$FF69G

\*

Your assembly language program is stored in memory. You can look at it again with the LIST command:

0300-	A2 02	LDX	#\$02
0302-	в5 00	LDA	\$00,X
0304-	95 10	STA	\$10,X
0306-	CA	DEX	
0307-	8D 30 CO	STA	\$C030
030A-	10 F6	BPL	\$0302
030C-	00	BRK	
030D-	00	BRK	
030E-	00	BRK	

<sup>\*</sup> The Mini-Assembler does not actually riside in the Monitor ROM, but is part of the Integer BASIC ROM set. Thus, it is not available on Apple II Plus systems or while Firmware Applesoft II is in use.

#### **DEBUGGING PROGRAMS**

As put so concisely by Lubarsky\*, "There's always one more bug." Don't worry, the Monitor provides facilities for stepping through ornery programs to find that one last bug. The Monitor's STEP\*\* command decodes, displays, and executes one instruction at a time, and the TRACE\*\* command steps quickly through a program, stopping when a BRK instruction is executed.

Each STEP command causes the Monitor to execute the instruction in memory pointed to by the Program Counter. The instruction is displayed in its disassembled form, the executed. The contents of the 6502's internal registers are displayed after the instruction is executed. After execution, the Program Counter is bumped up to point to the next instruction in the program.

Here's what happens when you STEP through the program you entered using the Mini-Assembler, above:

<b>*</b> 300S					
	A2 0 X=02	-	P=30	LDX S=F8	#\$02
	B5 0 X=02	=	P=30	LDA S=F8	\$00,X
	95 1 X=02		P=30	STA S=F8	\$10,X
0012- *S	0C				
	CA X=01	Y=D8	P=30	DEX S=F8	

*S			
	8D DO CO X=01 Y=D8	STA P=30 S=F8	\$C030
	10 F6 X=01 Y=D8	BPL P=30 S=F8	\$0302
	B5 00 X=01 Y=D8	LDA P=30 S=F8	\$00,X
	95 10 X=01 Y=D8	STA P=30 S=F8	\$10,X



Notice that after the third instruction was executed, we examined the contents of location 12. They were as we expected, and so we continued stepping. The Monitor keeps the Program Counter and the last opened address separate from one another, so that you can examine or change the contents of memory while you are stepping through your program.

The TRACE command is just an infinite STEPper. It will stop TRACEing the execution of a program only when you push RESET or it encounters a BRK instruction in the program. If the TRACE encounters the end of a program which returns to the Monitor via an RTS instruction, the TRACEing will run off into never-never land and must be stopped with the RESET button.

*T					
0306- A=0B				DEX S=F8	
0307- A=0B	8D 3 X=00	0 C0 Y=D8	P=32	STA S=F8	\$C030
				BPL S=F8	\$0302
				LDA S=F8	\$00,X
0304- A=02	95 X=00	10 Y=D8	P=32	STA S=F8	\$10,X
	CA X=FF			DEX S=F8	
				STA S=F8	\$C030
030A-	10 F	<b>'</b> 6		BPL	\$0302

A=0A X=FF Y=D8 P=B0 S=F8

030C- 00 BRK

030C- A=0A X=FF Y=D8 P=B0 S=F8



<sup>\*</sup> In Murphy's Law, and Other Reasons why Things Go Wrong, edited by Arthur Bloch. Price/Stern/Sloane 197/.

#### EXAMINING AND CHANGING REGISTERS

As you saw above, the STEP and TRACE commands displayed the contents of the 6502's internal registers after each instruction. You can examine these registers at will or pre-set them when you TRACE, STEP, or  $\infty$  a machine language program.

The Monitor reserves five locations in memory for the five 6502 registers: A,X, Y,P (processor status register0, and S (stack pointer). The Monitor's EXAMINE command, invoked by a <CE), tells the Monitor to display the contents of these locations on the screen, and lets the location which holds the 6502's A-register be the next changeable location. If you want to change the values in these locations, just type a colon and the values separated by spaces. Next time you give the Monitor a CO, STEP, or TRACE command, the Monitor will load these five locations into their proper registers inside the 64502 before it executes the first instruction in your program.

\*CTRL E

A=OA X=FF Y=D8 P=BO S=F8 \*:BO 02 \*CTRL E A=B0 X=02 Y=D8 P=B0 S=F8 \*306S 0306-CA DEX A=BO X=0A Y=D8 P=30 S=F8 **\***S 030/-8D 30 CO STA \$C030 X=01 Y=D8 P=30 S=F8 A=BO \*S 030A-10 F6 \$0302 BPL A=B0 X=01 Y=D8 P=30 S=F8

\*

<sup>\*\*</sup> The STEP and TRACE commands are not available on Apples with the Autostart ROM.

# PRE-RELEASE VERSION

#### MISCELLANEOUS MONITOR COMMANDS

You can control the setting of the Inverse/Normal location used by the COUT subroutine (see 3) from the Monitor so that all of the Monitor's output will be in Inverse video. The INVERSE command does this nicely. Input lines are still displayed in Normal mode, however. To return the Monitor's output to Normal mode, use the NORMAL command.

```
*0.F

0000- OA OB OC OD OE OF DO O4
0008- C6 O1 FO O8 CA DO F6 A6
*1

*0.F

0000- OA OB OC OD OE OF DO O4
0008- C6 O1 FO O8 CA DO F6 A6
*N

*0.F

0000- OA OB OC OD OE OF DO O4
0008- C6 O1 FO O8 CA DO F6 A6
*N
```

The BASIC command, invoked by a CTRL B, lets you leave the Monitor and enter the language installed in ROM on your Apple, usually either Apple Integer or Applesoft II BASIC. Any program or variables that you had previously in BASIC will be lost. If you've left BASIC for the Monitor and you want to re-enter BASIC with your program and variables intact, use the CTRL C (CONTINUE BASIC) command. If you have the Apple Disk Operating System (DOS) active, the '3DOG' command will return you to the language you were using, with your program and variables intact.

The PRINTER command, activated by a CTRL P, diverts all output normally destined for the screen to an Apple Intelligent Interface in a given slot in the Apple's backplane. The slot number should be from 1 to 7, and there should be an interface card in the given slot, or you will lose control of your Apple and your program and variables may be lost. The format for the command is:

#### {shot number} CTRL P

A PRINTER command to slot number 0 will reset the flow of printed output back to the Apple's video screen.

The KEYBOARD command similarly substitutes the device in a given backplane slot for the Apple's keyboard. For details on how these commands and their BASIC counterparts PR# and IN# work, please refer to "CSW and KSW Switches". The format for the KEYBOARD command is:

{slot number} CTRL K

The Monitor will also perform simple hexadecimal addition and subtraction. Just type a line in the format:

```
{value} + {value}
{value} - {value}
```

The Apple will perform the arithmetic and display the result:

\*20+13 =33 \*4A-C =3E \*FF+4 =03 \*3-4 =FF



SPECIAL TRICKS WITH THE MONITOR

You can put as many Monitor commands on a single line as you like, as long as you separate them with spaces and the total number of characters in the line is less than 254. You can intermix any and all commands freely, except the STORE (:) command. Since the Monitor takes all values following a colon and places them in consecutive memory locations, the last value in a STORE must be followed by a letter command before another address is encountered. The NORMAL command makes a good separator; it usually has no effect and can be used anywhere.

```
*300.307 300:18 69 1 N 300.302 300S S

0300- 00 00 00 00 00 00 00 00 00

0300- 18 69 01

0300- 18 CLC

A=04 X=01 Y=D8 P=30 S=F8

0301- 69 01 ADC #$01

A=05 X=01 Y=D8 P=30 S=F8
```

Single-letter commands such as LCS, I, and N need not be separated by spaces.

If the Monitor encounters a character in the input line which it does not recognize as either a hexadecimal digit or a valid command character, it will execute all commands on the input line up to that character, and then grind to a halt with a noisy beep, ignoring the remainder of the input line.

The MOVE command can be used to replicate a pattern of values throughout a range in memory.

To do this, first store the pattern in its first position in the range:

\*300:11 22 33

\*

Remember the number of values in the pattern: in this case, 3. Then use this special arrangement of the MOVE command:

```
{start + number} < {start} . {end - number} M
```

This MOVE command will first replicate the pattern at the locations immediately following the original pattern, then re-replicate that pattern following itself and so on until it fills the entire range.

```
*300.32F

0300- 11 22 33 11 22 33 11 22 0308- 33 11 22 33 11 22 33 11 0310- 22 33 11 22 33 11 22 33 0318- 11 22 33 11 22 33 11 22 0320- 33 11 22 33 11 22 33 11 0328- 22 33 11 22 33 11
```



A similiar trick can be done with the VERIFY command to check whether a pattern repeats itself through memory. This is especially useful to verify that a given range of memory locations all contain the same value:

```
*300:0
```

\*301<300.31FM

\*303<300.32DM

\*301<300.31FV

\*304:02

\*301<300.31FV

0303-00 (02)

0304-02 (00)

\*

You can create a command line which will repeat all or part of itself indefinitely by beginning the part of the command line which is to be repeated with a letter command, such as N, and ending it with the sequence 34:n, where n is a hexadecimal number specifying the character position of the command which begins the loop; for the first character in the line, n=0. The value for n must be followed with a space in order for the loop to work properly.

\*N 300 302 34:0

0300- 11

0302-33

0300- 11

0302-33

0300- 11

0302-	33
0300-	11
0302-	33
0300-	11
0302-	33
0300-	11
0302-	33
030	
*	



The only way to stop a loop like this is to press RESET.

#### CREATING YOUR OWN COMMANDS

The USER (CTRL Y) command, when encountered in the input line, forces the Monitor to jump to location number \$3F8 in memory. You can put your own JMP instruction in this location which will jump to your own program. Your program can then either examine the Monitor's registers and pointers or the input line itself. For example, here is a program which will make the CTRL Y command act as a "comment" indicator: everything on the input line following the CTRL Y will be displayed and ignored.

*	F	6	6	6	G
---	---	---	---	---	---

!300:LDY \$34		
0300- A4 34 ! LDA 200,Y	LDY	#34
0302- B9 00 02 ! JSR FDED	LDA	\$0200 <b>,</b> Y
0305- 20 ED FD ! INY	JSR	\$FDED
0308- C8 ! CMP #\$8D	INY	
0309- C9 8D ! BNE 302	СМР	#\$8D
030B- D0 F5 ! JMP \$FF69	BNE	\$0302
030D- 4C 69 FF !3F8:JMP \$300	JMP	\$FF69
03F8- 4C 00 03 !\$FF69G	JMP	\$0300

Distributed under the Creative Commons License on page 4

\*CTRL Y THIS IS A TEST.

THIS IS A TEST.

#### SPECIAL TRICKS WITH THE MONITOR

You can put as many Monitor commands on a single line as you like, as long as you separate them with spaces and the total number of characters in the line is less than 254. You can intermix any and all commands freely, except the STORE (:) command. Since the Monitor takes all values following a colon and places them in consecutive memory locations, the last value in a STORE must be followed by a letter command before another address is encountered. The NORMAL command makes a good separator; it usually has no effect and can be used anywhere.



Single-letter commands such as LCS, I, and N need not be separated by spaces.

If the Monitor encounters a character in the input line which it does not recognize as either a hexadecimal digit or a valid command character, it will execute all commands on the input line up to that character, and then grind to a halt with a noisy beep, ignoring the remainder of the input line.

The MOVE command can be used to replicate a pattern of values throughout a range in memory.

To do this, first store the pattern in its first position in the range:

\*300:11 22 33

\*

Remember the number of values in the pattern: in this case, 3. Then use this special arrangement of the MOVE command:

```
{start + number} < {start} . {end - number} M
```

This MOVE command will first replicate the pattern at the locations immediately following the original pattern, then re-replicate that pattern following itself and so on until it fills the entire range.

\*303<300.32DM

\*300.32F

0300- 11 22 33 11 22 33 11 22 0308- 33 11 22 33 11 22 33 11 0310- 22 33 11 22 33 11 22 33 0318- 11 22 33 11 22 33 11 22



0320- 33 11 22 33 11 22 33 11 0328- 22 33 11 22 33 11 22 33 \*

A similiar trick can be done with the VERIFY command to check whether a pattern repeats itself through memory. This is especially useful to verify that a given range of memory locations all contain the same value:

```
*300:0

*301<300.31FM

*301<300.31FV

*304:02

*301<300.31FV

0303-00 (02)

0304-02 (00)
```

You can create a command line which will repeat all or part of itself indefinitely by beginning the part of the command line which is to be repeated with a letter command, such as N, and ending it with the sequence 34:n, where n is a hexadecimal number specifying the character position of the command which begins the loop; for the first character in the line, n=0. The value for n must be followed with a space in order for the loop to work properly.

```
*N 300 302 34:0

0300- 11

0302- 33

0300- 11

0302- 33

0300- 11

0302- 33

0300- 11

0302- 33

0300- 11

0302- 33

0300- 11

0302- 33

0300- 11

0302- 33
```

The only way to stop a loop like this is to press RESET.

#### CREATING YOUR OWN COMMANDS

The USER (CTRL Y) command, when encountered in the input line, forces the Monitor to jump to location number \$3F8 in memory. You can put your own JMP instruction in this location which will jump to your own program. Your pro-

gram can then either examine the Monitor's registers and pointers or the input line itself. For example, here is a program which will make the CTRL Y command act as a "comment" indicator: everything on the input line following the CTRL Y will be displayed and ignored.

#### \*F666G

!300:LDY \$34			
0300- A4 34 ! LDA 200,Y		LDY	#34
0302- B9 00 ! JSR FDED	02	LDA	\$0200,
0305- 20 ED ! INY	FD	JSR	\$FDED
0308- C8 ! CMP #\$8D		INY	
0309- C9 8D ! BNE 302		CMP	#\$8D
030B- D0 F5 ! JMP \$FF69		BNE	\$0302
030D- 4C 69 !3F8:JMP \$300	FF	JMP	\$FF69
03F8- 4C 00 !\$FF69G	03	ЈМР	\$0300

PRE-RELEASE VERSION

\*

\*CTRL Y THIS IS A TEST.

THIS IS A TEST.

#### SUMMARY OF MONITOR COMMANDS

#### Summary of Monitor Commands.

Examining Memory.

{adrs}

Examines the value contained in one location.

{adrs1}.{adrs2}

Displays the values contained in all locations

between {adrs1} and {adrs2}.

RETURN

Displays the values in up to eight locations fol-

lowing the last opened location.

Changing the Contents of Memory.

{adrs}:{val} {val} ...

Stores the values in consecutive memory loca-

tions starting at (adrs).

:{val} {val} ...

Stores values in memory starting at the next

changeable location.

Moving and Comparing.

{dest} < {start}.{end}M

Copies the values in the range (start). [end] into

the range beginning at {dest}.

{dest} < {start}. {end}V

Compares the values in the range {start}.{end}

to those in the range beginning at {dest}.

Saving and Loading via Tape.

(start).(end)W

Writes the values in the memory range

(start).(end) onto tape, preceded by a ten-

second leader.

{start}.{end}R

Reads values from tape, storing them in

memory beginning at (start) and stopping at

(end). Prints "ERR" if an error occurs.

Running and Listing Programs.

{adrs}G

Transfers control to the machine language pro-

gram beginning at {adrs}.

(adrs)L

Disassembles and displays 20 instructions, starting at {adrs}. Subsequent L's will display 20

more instructions each.



# SOME USEFUL MONITOR SUBROUTINES

these subroutines from machine language programs, load the proper memory locations or 6502 registers as required by the subroutine and execute a JSR to the subroutine's starting address. It will perform the function and return with the 6502's registers set as described. list of some useful subroutines in the Apple's Monitor and Autostart ROMs. To

W

Execute a Monitor command from the Mini-

Assembler

S(command)

J999.

SFF69G

Invoke the Mini-Assembler."

Summary of Monitor Commands.

The Mini-Assembler

# Output a character COUT

COUT is the standard character output subroutine. The character to be output should be in the accumulator. COUT calls the current character output subroutine whose address is stored in CSW (locations \$36 and \$37), usually COUT1 (see below).

M

W

Disassemble, display, and execute the instruc-tion at fadrs), and display the contents of the 6502's internal registers. Subsequent S's will

Leave the Mini-Assembler.

display and execute successive instructions.\*\*

## Output to screen COUTI

COUTI displays the character in the accumulator on the Apple's screen at the current output cursor position and advances the output cursor. It places the character using the setting of the Normal/Inverse location. It handles the control characters RETURN, linefeed, and bell. It returns with all registers intact.

only when it executes a BRK instruction or

when you press RESET

Display the contents of the 6502's registers.

Miscellaneous.

CTRL E

drs T

M

command stops

The TRACE

Step infinitely.

(1)

T)

Li)

# Set Inverse mode SETINV

Sets Inverse video mode for COUTI. All output characters will be displayed as black dots on a white background. The Y register is set to \$3F, all others are unchanged

# Set Normal mode SETNORM

Sets Normal video mode for COUT1. All output characters wwill be displayed as white dots on a black background. The Y register is set to \$FF, all others are unchanged

W

the

Ξ.

Enter the language currently installed

Apple's ROM.

TRI. B

CTRL C

Set Normal display mode. Set Inverse display mode

## Generate a RETURN CROUT SFD8E

(i)

Reenter the language currently installed in the Apple's ROM.

CROUT sends a RETURN character to the current output device.

Ш

## RETURN with clear **CROUT1** \$FD8B

CROUT1 clears the screen from the current cursor position to the edge of the text window, then calls CROUT.

# Print a hexadecimal byte PRBYTE

Ш

Subtract the second value from the first and

print the result.

Add the two values and print the result.

Divert output to the device whose interface card is in slot number (slot). If  $\{slot\} = \emptyset$ , then

stor! CTRL P

\uller | - \uller | \uller | (lay) + (lay)

slot CTRL K

(TRL Y

route output to the Apple's screen.

This subroutine outputs the contents of the accumulator in hexadecimal on the current output device. The contents of the accumulator are scrambled.

# Print a hexadecimal digit PRHEX

(i)

 $\mathbf{W}$ 

Accept input from the device whose interface card is in slot number  $\{slot\}$ . If  $\{slot\} = \emptyset$ , then

accept input from the Apple's keyboard.

11

Jump to the machine language subroutine at location \$3F8.

This subroutine outputs the lower nybble of the accumulator as a single hexadecimal digit. contents of the accumulator are scrambled.

The

# Print A and X in hexadecimal PRNTAX

mulator contains the first byte output, the X register contains the second. The contents of the This outputs the contents of the A and X reisters as a four-digit hexadecimal value. The accu-

5

(I)

111

9

Idrs S

· Not available in the Apple II Plus.

SF94A

SFD67

# UNITOR SPECIAL LOCATIONS

This subroutine returns the color of a single block on the Low-Res screen. Call it as you would call PLOT (above). The color of the block will be returned in the accumulator. No other regis-

Read the Low-Res screen

SCRN

SF871

PREAD will return a number which represents the position of a game controller. You should pass the number of the game controller (0 to 3) in the X register. If this number is not valid, strange things may happen. PREAD returns with a number from \$00 to \$FF in the Y register.

Read a Game Controller

PREAD

SFB1E

ters are changed.

Sends the word "ERR", followed by a bell character, to the standard output device. The accu-

Print "ERR"

PRERR

SFF2D

The contents of the 6502's internal registers are saved in locations \$45 through \$49 in the order A-X-Y-P-S. The contents of A and X are changed; the decimal mode is cleared.

Save all registers

IOSAVE

SFF4A

mulator is scrambled.

The contents of the 6502's internal registers are loaded from locations \$45 through \$49.

Restore all registers

IOREST

SFF3F

•	110	1 april 1 april 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
Address:		∩se:	
Decimal	Hex	Monitor ROM	Autostart ROM
1008	\$3F0		Holds the address
1009	\$3F1		of the subroutine
		,	which handles
-		None.	machine language
			"BRK" requests
			(normally \$FA59).
1010	\$3F2	None	Soft Entry Vector
11011	\$31:3	. AOIIC	3011 EIIII) 1 CC101.
1012	\$3F4	None.	Power-up Byte.
1013	\$31:5	Holds a "JuMp"	" instruction to the
1014	\$31.6	subroutine which	
1015	\$3F7	"&" commands."	<ul><li>Normally \$4C \$58</li></ul>
		SFF.	
1016	\$3F8	Holds a "JuMP"	" instruction to the
1017	\$3F9	subroutine which handles	ch handles "USER"
1018	\$3FA	(CTRI, Y) commands.	mands.
1019	\$3FB	Holds a "JuMP" instruction	p" instruction to the
1020	S3FC	subroutine wh	which handles Non-
1021	\$3FD	Maskable Interrupts.	npts.
1022	\$3FE	Holds the addr	Holds the address of the subroutine
1033	SIFF	which handles Ir	which handles Interrupt ReOuests.

	MC																				See			
	ı (A	m	(4)		[3]	(‡)					H	(i)	(I)	Ü	(i)		(1)	[1]	[4]	1	11	11	M	
ป	T W	W	Ü	Tir	-\i	TÚ.	74	T	Til.	TIL.	TÚ.	Ti-	W	111	111	TIL.	Ш	W.	idi	W	ili	Til.	TU	_

2

65

page 123 in the Applesoft II BASIC Reference Manual.

The accumulator is scrambled.

## MINI-ASSEMBLER INSTRUCTION FORMATS

The Apple Mini-Assembler recognizes 56 mnemonics and 13 addressing formats used in 6502 Assembly language programming. The mnemonics are standard, as used in the MOS Technology/Synertek 6500 Programming Manual (Apple part number A2L0003), but the addressing formats are different. Here are the Apple standard address mode formats for 6502

	•.
Table 15: Mini-	A
Mode:	Assembler Address Formats
Accumulator	offilat.
Immediate	None.
Absolute	#S(value)
	S{address}
Zero Page	\$\laddress\
Indexed Zero Page	S/address)
<b></b>	S(address),X
Indexed Absolute	Sladdress), Y
<del> </del>	S/address),X
Implied	Sladdress), Y
Relative	None.
Indexed Indirect	S[address]
Indirect Indirect	(S{address},X)
Indirect Indexed	(S{address}), Y
Absolute Indirect	(Sladden)
	(S{address})

An {address} consists of one or more hexadecimal digits. The Mini-Assembler interprets addresses in the same manner that the Monitor does: if an address has fewer than four digits, it adds leading zeroes; if it has more than four digits, then it uses only the last four.

All dollar signs (\$), signifying that the addresses are in hexadecimal notation, are ignored by the

There is no syntactical distinction between the Absolute and Zero Page addressing modes. If you give an instruction to the Mini-Assembler which can be used in both Absolute and Zero-Page mode, then the Mini-Assembler will assemble that instruction in Absolute mode if the operand for that instruction is greater than SFF, and it will assemble that instruction in Zero Page mode if

Instructions with the Accumulator and Implied addressing modes need no operand.

Branch instructions, which use the Relative addressing mode, require the larget address of the branch. The Mini-Assembler will automatically figure out the relative distance to use in the instruction. If the target address is more than 127 locations distant from the instruction, then the Mini-Assembler wil sound a "beep", place a circumfex (\*) under the target address, and ignore

If you give the Mini-Assembler the mnemonic for an instruction and an operand, and the addressing mode of the operand cannot be used with the instruction you entered, then the Mini-






#### **Apple II Computer Technical Information**

## APPLE II / APPLE II-PLUS LEVEL II SERVICE REFERENCE MANUAL

#### **Pre-Release Version**

#### CHAPTER 10 TROUBLESHOOTING GUIDE



## Written by Apple Computer, Inc. • Level II Service Center 1981

( This page is not part of the original service manual )

Distributed under the Creative Commons License on page 4

Page 0154 of 0367

## PRE-RELEASE Wersinn

#### TROUBLESHOOTING GUIDE

General Troubleshooting Tips:

On both a hardware and a software level, APPLE 11 is highly interactive. The first step in repairing an APPLE 11 system is to isolate the problem to a particular module. With the Modular Exchange Program, this is done at the Dealer level. When a Main Logic Board is received, it should be connected up to a known-good Power Supply, Keyboard and Disk 11 so that any failures observed are the fault of the board under repair. When a unit is received as a complete APPLE 11 having its own Power Supply and Keyboard, the case must be removed from the unit so the the board may be completely exposed. You may also wish to remove the board, and connect it to a known-good Keyboard and Power Supply.

Most board failures are due to IC failure. In this case, the problem can usually be narrowed down to an area on the board, and parts substitution will identify the bad component.

If the problem is mechanical in nature, (open or shorted trace, bad socket) no amount of chip-swapping will solve the problem. In this case, the bad signal must be found with an oscilloscope to repair the board.

When an IC fails, often one of its outputs will fail to toggle even though the inputs to the chips are good. Sometimes an IC'S input will, due to an internal short, hang up a healthy IC'S output. This can be difficult to locate when the signal goes to many places on the board.

Mechanical failures on the board generally cause either dead shorts or opens, which can be positively identified with a VOM or continuity tester. Mechanical intermittents should be aggravated by flexing the board to bring out the failure.

Board contaminants (spilled liquids, etc.) can be removed from the bottom side of the board by scrubbing the board with a small brush soaked in alchohol. This is much more difficult to do on the component side of the board, and requires that the plastic carrier for each socket in the affected area be removed, and the board area carefully cleaned as above.

With intermittent boards, special attention is required. A 24 or 48 hour burn-in period will show whether a repair on an intermittent unit was successful or not. In cases where a unit dies completely after a period of time, a simple Monitor command such as:

N E000LLL 34:0 <SP> <RET>

will generate repeating screen action, indicating whether the machine is functioning or not. Often a Heat Gun and a can of Cold Spray will speed things up.

Here are some suggestions:

Each technician should have their own personal known-good Main Logic Board to use as a source of components when substituting parts into

the board under repair. This serves two purposes. First, we have confidence in the parts which are being placed into the bad unit. Second, the empty sockets in the known good board provide a record of what parts were replaced; this helps when filling out the paperwork.

It sometimes helps to scope out a known-good board when troubleshooting. This helps us get acquainted with what the proper signals should look like. After a while this won't be necessary.

The Main Logic Board Theory of Operation describes what the logic should be doing. It is especially important to spend time familiarizing yourself with the Medium-Scale (MSI) chips present on the board. Consult this material when in doubt.

Learn to use the F8 Monitor's software commands. (A tutorial on switching between video modes and testing video operation from the keyboard is given in the Section entitled "Using the Montor to Verify Video Failure"). It also helps to know 6502 Assembly Language programming (information on using the Dis-assembler and Mini-assembler can be found in the APPLE 11 Reference Manual, APPLE product number A2L0001A).

Temperature-related problems can be fixed by using a heat-gun and cold-spray to isolate the bad component. Heat the unit up until it fails, and then chill suspected ICS on the board using the thin plastic tube that comes with the cold-spray. The board will usually begin functioning correctly when the temperature-sensitive part is cooled.



## PRE-RELEASE VERSION

#### SERVICE PROCEDURES

#### Motherboard:

- I. Test Set-Up:
  - A. Equipment Needed:
    - 1. A "known good, in spec" 48k system complete with all Apple peripherals.
    - 2. Oscilloscope
    - 3. I C Puller
    - 4. 48K RAM
    - 5. Disk Interface Card
    - 6. Diagnostics Diskette
    - 7. Non Conductive Foam Pad
    - 8. Heat Gun
  - B. Set up Procedure:
    - 1. Place mother board to be tested in postion on non-conductive foam pad.
    - With power supply switch OFF, plug power supply and video cable into motherboard (no RAM should yet be installed!)
  - C. Visual Inspection:
    - 1. Look for obvious damage- burned chips, scratches, drink strains, burn marks, drops of solder, etc.
    - 2. Make sure that there are no missing chips.
    - 3. Make sure that all chips are what they're supposed to be.
    - 4. Make sure all chips are firmly seated.
    - 5. Make sure that all chips are installed correctly pin 1 to hole 1.
    - 6. Make sure that no pins are bent under.

#### II. Start-up

- A. Video Problem:
  - Turn ON power supply.
  - 2. If you have a video failure, look for symtom and possible fix in the section entitled "Motherboard Video Failures/ Symtoms".
  - 3. Repair video problem first and you may find that it will also fix a no reset problem if there is one.

#### III. Troubleshooting

- A. Running Diagnostics:
  - 1. When you have a good video pattern, continue the following procedures.
  - 2. Assure power supply is OFF and insert only 16K of RAM (c-row only), plug in speaker and keyboard (Do not insert Disk Interface Card yet).
  - 3. Turn ON power supply at which time determine whether you have a good cold-start reset (beep, prompt and cursor)—
    if you have an Autoboot ROM at F8 you may also get some data locations listed on screen along with prompt and cursor).
  - 4. If you have a good cold start, turn OFF power supply, install full 48K RAM, insert Disk Interface Card, insert Diagnostics Diskette in drive and continue testing (most motherboard problems from this point may be found in the section entitled "Motherboard Miscellaneous Failures/

- Symtoms). IF YOU DO NOT HAVE A GOOD COLD START RESET (making sure all three: beep, prompt and cursor, are present), then refer to the section entitled "Motherboard Reset Failures/Symtoms".
- 5. When you have accomplished the fix and have a good cold start reset, turn OFF power supply and continue as stated in paragraph directly above.

#### V. Testing:

Once diagnostics have been completed error free, then it is suggested you final test system by running a continuous loop possibly similar to the following:

```
10 for X = 1 TO 39
20 TAB X (HTAB X for Applesoft)
30 PRINT X
40 FOR I = 1 TO 100:NEXT I
50 NEXT X
60 GOTO 10
RUN
```

While this loop is running you might run a heat gun over the board for a short period, then tap chips with the plastic end of a screw-drive. In justifying this seemingly unorthodox procedure, a sufficient number of problems are found at this point that would otherwise have found their wayback to the dealer/customer. Remember that our objective at this point is to create a potential hidden failure if one indeed exists. If there is no failure after a couple of passes with the heat gun and one pass shocking the ICS, pat yourself on the back and ship it (if you have any doubts put it on the burn-in rack overnight).

Of course, once these procedures above are exhausted, it becomes a matter of technical expertise finding opens, shorts, incorrect values, etc. Some test points for various system signals are provided in the section entitled "Scope and Meter".

It is suggested that as you repair a failure you might make note of the systom and the fix action to provide a means of evalution and ready, handy reference. This trouble shooting guide by no means provides all systoms or fix actions.



#### USING THE MONITOR TO VERIFY VIDEO FAILURE

First, we need to get into the Monitor. On systems with the F8 Monitor ROM this is easy: just turn on the power and press the Reset button a couple of times. An asterisk prompt (\*) will be displayed in the lower left-hand corner of the screen. Newer circuit boards don't require you to press the Reset button at all, but it won't hurt to do so.

On systems with the newer Autostart Monitor (APPLE part number 341-0020) the system will boot up your disk drive if it finds a disc controller card in one of the motherboard slots 1 through 7. If no card is present it will go into BASIC, which is indicated with a greater-than (>) prompt in the lower left-hand corner of the screen. To enter the Monitor type CALL-151 followed by a Return.

To fill the screen with TEXT characters, type in the command L (for list). This invokes the disassembler which interprets memory locations as a series of machine language instructions and displays the opcodes for you. To look at the contents of the F8 ROM you type: F800 L. Each L command following causes the next locations in memory to be displayed.

Now suppose we wish to check out the LORES graphics mode. We do this by typing a series of soft-switch commands which causes the system to shift from TEXT mode into LORES mode. These commands are:

C050 C056

Now entering L causes the text displayed to appear as LORES characters. If we want a TEXT-window at the bottom to see what we are doing, we type:

C053

To make the TEXT-window disappear we type:

C052

These commands will tell you whether or not LORES graphics is ok or not.

For HIRES graphics, we can't alter the contents of screen memory just by entering L. This is because the HIRES screen memory area is mapped into locations \$2000 to \$3FFE instead of \$400 to \$800 as is the case with TEXT and LORES modes. In order to use the monitor to alter the HIRES screen memory we must do a "block move" into memory. Here's an example:


Fill the Hires main display page with the value \$55 (Since the monitor already speaks on hex, the dollar sign is not required.)

This is done with the command:

2000:55 2001<2000.3FFEM

To see the results use the soft-switch commands:

C050 C053 C057



This will display vertical bars of green and purple on the HIRES screen. Do the block move using AA instead of 55:

2000:AA 2001<2000.3FFEM

This will produce orange and blue vertical bars on the HIRES screen. (On REV 0 boards you will still get the colors green and purple but the positions of the vertical bars will be reversed.)

The soft-switch cammand:

C055

Causes the APPLE 11 to jump into PAGE 2 of whatever graphics mode you are in. The screen locations for these secondary pages are:

Secondary page of TEXT/LORES: \$800 to \$BFF

Secondary page of HIRES:

\$4000 to \$5FFF

To check out the secondary page of TEXT/LORES, try the following scheme:

CO53 CO55 (Page 1 with TEXT window)

800<400.7FFM (Loads data from primary to secondary page)

CO55 (Switches into secondary page)

For LORES display type:

C056

To load into secondary HIRES page:

To display it type:

C050 C053 C055 C057

If you get lost, type:

C051 C054

Which will return you back to the primary TEXT page so you can see the last 20 or so commands typed in.

Now you have a way to verify each graphics mode and the machine's ability to switch between modes correctly. Again, practice switching modes and block-moving data on a known-good APPLE 11 system. Then on any machine with good Reset you will be able to verify a video problem without special equipment.

PRE-RELEASE VERSION

#### MOTHERBOARD VIDEO FAILURE/SYMTOMS

No video at all (dark rather than light screen): With scope grounded, first scope (B2-74S86 pin 10) for 14MHz signal from crystal. Replace crystal if no oscillator signal or if signal is questionable and if this does not correct oscillation then replace Q1 and Q2 (2N4258's) below crystal. If signal at B2 pins 10 & 8 are good then swap the following ICs: (Note:swap 2 or 3 ICs at a time leaving replacements in until you have video. Then remove replacements in the same manner reinserting original ICs and turning system on after replacing 2 or 3 to assure no more than the one chip you replaced is bad).

#### REMEMBER TURN POWER OFF BEFORE SWAPPING CHIPS!

Most likely cause replace these four first: B1-74LS175 B2-74S86

B2-74S86 C1-74LS153

C2-74LS195

Turn power back on ----if still no video try these:

A2-74LS00 B10-74LS74 C13-74LS51 D2-74LS20 A9-74LS151 B11-74LS08 C14-74LS32 D11-74LS04

Al0-74LS194 Dl3-74LS161 If you still have no video, refer to the Section entitled "Scope and Meter".

The following are various types of video failures/symptoms you may encounter and possible fixes. Be aware that the fix given may not be the only problem areas, they are only the most likely, giving you a starting point.

SYMPTOM CAUSE
Blank white screen F14-9334
6502
A3-74166
B5,8-74LS174
Screen goes blank when

disk boots
Will get into diagnostics
menu but screen goes all white

menu but screen goes all white during RAM test Video wavers

Pulsating data with corresponding

speaker static
Video distortion but reset OK
Top of video missing/distorted
Video pushed down & to the right
Can't write into upper left of

screen

B9-74LS194

B2-74S86

C11-74LS04 D11-74LS161 D12-74LS161 D13-74LS161

D14-74LS161

H1-74LS08 D2-74LS20 B14-74LS02 C13-74LS02

A9-74LS151



F14-9334

A11-74LS74 PPE-PELEASIE Top three lines of HIRES missing Rolling(not scrolling) video C11-74LS04 WERSION Full vertical screen of question E11-74LS153 marks scrolling (not rolling) up Entire screen inverse & prompt B2-74LS86 not flashing Inverse/incorrect prompt at CTRL F8 ROM B/C Split video with four corners B1-74LS174 C1-74LS153 C11-74LS04 Split location of prompt/cursor E14-74LS283 No prompt/cursor B3-555 timer open from Cl pin 3 to H2 pin 14 No flashing cursor B3-555 timer 0.luf capacitor just above B3 Horizonial lines & garbage chars. B5-74LS174 B11-74LS08 Color bar test has horizonial B4-74LS194 Color bars come up in text mode B5-74LS174 B8-74LS174 Distorted color bars A12-74LS02 Vertical bars at cold start F14-9334 A5-2513 A9-74LS151 C12-74LS257 D12-74LS161 Vertical bars in HIRES B4-74LS194 Left margin has vertical white A3-74LS166 B4-74LS194 Graphic color bars broken up B9-74LS194 open Bll pin 6 to Hl pin 10 No page 2 Black sqares with left to right moving characters B12-74LS11 B13-74LS02 Smaller chars. & vertical bars B2-74LS86 Constantly active characters at row 9, column 39&40 also writes garbage into rows 3/4;11/12;19/20 C11-74LS04 at reset B11-74LS08 Random chars. upon keyboard reset F1-(no F1 on boards Rev 7 and up). A11-74LS74 Part graphics & part text Entire screen background of A5-2513 exclamation marks Garbage chars after warmup 27 microhenry choke at end of H-row Full video & reset but video is pushed down a couple of inches B14-74LS02 from top

C1-74LS153

Distorted, diagonal breaks in video

A3-74LS166 Right half of text char. missing Video shows only top halves of letters, you get two tops instead of a top & H1-74LS08 bottom A5-2513(VC line to pin 13 held low A3-74LS166 Mis-shaped question marks/char A5-2513 A9-74LS151 B2-74LS86 B10-74LS74 B4-74LS194 No graphics but text ok B9-74LS194 A8-74LS257 A9-74LS151 A9-74LS151 LORES/HIRES, only one works E11-74LS153 Double row of prompt, cursor & text A9-74LS151 No video but will reset & boot disk A10-74LS194 All white screen with black blinking A3-74LS166 cursor square All white screen rolling upward & will produce a horizontal bar at each reset & may or may not reset continusously A12-74LS02 Vertical roll in LORES (color bars) but ok in text & can be corrected replace video pot momentarily by tweaking video pot

> PRE-RELEASE VERSION



#### MOTHERBOARD RESET FAILURES/SYMTOMS

For a no reset condition where there is no cursor, no prompt, and no speaker beep as obvious symptoms, with scope grounded, check pin 40 of the 6502 for a high to low transition when the reset key is pressed. If no transition occurs, check the following:

REMEMBER TURN POWER OFF WHEN REPLACING ICS!

A13-555 Q5-(2N3904 near A13) capacitor below Q5 (.luf)

Usually if you have a good reset from the keyboard, but are unable to get a cold start reset , Q5 is good and change the capacitor. IF YOU HAVE A GOOD TRANSITION WITH HIGH LEVEL AT +5V and still no reset swap the following ICS: NOTE: swap 2 or 3 at a time leaving replacements in umtil you have a good reset then remove replacement ICS in the same manner reinserting original ICS and turning system on after replacing 2 or 3 to assure no more than the one chip you replaced is bad.

Swap chips in the following order as they are arranged according to most common failures and will save you some time: Remove all ROM and the 6502, insert known good 6502 and the F8 ROM leaving all other ROMS out. Then proceed with the chips at the following locations.

B6-74LS257	H10-8T28	H3-8T97	C14-74LS32	D2-74LS20
B7-74LS257	H11-8T28	H4-8T97	A2-74LS00	E11-74LS153
		H5-8T97	B11-74LS08	E12-74LS153
				E13-74LS153

C1-74LS153	F12-74LS138	F14-9334	H1-74LS08
B5-74LS174	F13-74LS138	F2-74LS139	H12-74LS138
B8-74LS174	C11-74LS04	J1-74LS74	H14-74LS251

At this point, if you still have no reset, assure that your 16K of RAM has not gone bad by replacing the row. If a bad reset condition still remains refer to the Section entitled Scope and Meter. This may assist you in getting started in the right direction.

The following are various types of reset failures/symtoms you may encounter and possible fixes. Be aware that the fix given may not be the only problem areas.

No reset & intermittent oscillator failure Short-pins 5&6 No reset & random char. generation

from keyboard reset D2-74LS20 F1-jumper block E12-74LS153 F2-74LS139

Intermittent reset both at cold
start & from keyboard reset C14-74LS32
Intermittent reset,inputs random data &
will not access drive A2-74LS00

Random chars. at keyboard reset

AZ-74L500
E8-ROM
B11-74LS08

Constantly active chars. at Row 9, column 39&40 & writes random data into rows 3/4, 11/12, 19/20 at reset Repetitive/continuous reset without load at cold start Good at 16K, no reset above 16K Good at 16K, intermittent reset over 16K & will not complete RAM test Reset OK but no speaker output (no beep) Good speaker output but no reset, prompt or cursor

No prompt or cursor

Split location of prompt/cursor
No reset with ROM card in and
switch in up position, OK with switch
down (determined not to be a ROM card
fault)
No reset with Disk Interface Card,
OK without

At cold start, reset may be intermittent, random data input & will not complete RAM test

F1-jumper block

C11-74LS04

B7-74LS257

RAM short (RA02 or RA03)

F2-74LS139 J13-74LS74

C13-74LS51 F14-9334 E11-74LS153 E12-74LS153 E14-74LS153 H1-74LS08

B3-555 cap. just above B3

C11-74LS04

RA01

H2-74LS138 H12-74LS138

RAM short

PRE-RELEASE VERSION

### PRE-RELEASE WERSION

#### MISCELLANEOUS MOTHERBOARD SYMTOMS/FAILURES

Following are various types of miscellaneous motherboard failures/symtoms and possible fixes. Be aware that the fix given may not be the only problem areas, they are only the most likely, giving you a starting point.

Unable to access drive:	B5-74LS174 B6-74LS257	
Will not boot disk, drive LED on, prompt switches back and forth from		
Monitor to a mis-shaped rounded Basic:	B5-74LS174 (	C1-74LS153
Will not boot disk:	H2-74LS138	B6-74LS257
WIII NOT BOOK GISK.		B7-74LS257
	H12-74LS138	57 7445257
Prompt but no cursor and will not		
access disk:	B3-555	
Disk boots then screen goes blank:	B9-74LS194	
Goes into monitor, program stops after	D3-/4L3134	
- <del>-</del> -	RAM (	C1-74LS153
warmup:		B6-74LS257
		B7-74LS257
		B/-/4E323/ ROM
	/	
		Card in slot 0
	Slot 0 50-pin (	connector
Keyboard input failures but keyboard		
is good:		C11-74LS04
		F13-74LS138
	B10-74LS74	
	anything in key line	yboard strobe
Will not run D-row RAM & has static		
output to speaker & screen during		
diagnostics:	H1-74LS08	
	J1-74LS257	
	D2-74LS20	
Will not run E-row RAM & has static		
output to speaker & screen during		
diagnostics:	D2-74LS20	
C	H1-74LS08	
	J1-74LS257	
Will not run E-row RAM (no static		
output at speaker):	D1-jumper block	k
	D-row RAM	
	F1-not on rev.	7 or
	later boards.	
Cursor moves by itself through		
diagnostics menu, sometimes will not		
move when ESC pressed & will boot		
intermittently:	I/O select not	grounded
Will not go to Basic from Monitor with		-
CTRL B/C:	B6-74LS257	
•		

Double row of prompt, cursor, & chars.: E11-74LS153

#### SCOPE AND METER

NO RESET

A no reset condition is where there is no cursor, no prompt, and no speaker. Check pin 40 of the 6502 for a high to low transition when the reset key is pressed. If no transition occurs check the following: Q5 (2N3904 near Al3, and the capacitor below Q5(.1 microfarad). Usually if Q5 is bad the APPLE will keyboard reset (but will not power on reset). If a transistion occurs check the following points with an oscilloscope:

Data Lines D0-D7 (pins 49-42 on I/O slots), Address Lines A0 to A15 (pins 2-17 on I/O slots), Read/Write (the write signal is active low) at pin 34 of the 6502, pin 5 of H5(8T97), pin 9(R/W in) of C14, pin 8(R/W out) at C14.

Look for low logic levels and missing (except AD7 and AD9 which are normally low) signals. The following IC'S could be at fault:

#### **SYMTOMS**

#### PROBABLE CAUSE

Low Data Levels	B6-74LS257 B7-74LS257	H10-8T28 H11-8T28
	Bad ROM'S	
Bad Address levels	H3-8T97	Bad ROM'S
	H4-8T97	6502
	H5-8T97	
No R/W signal	H5-8T97	A2-74LS00
. 0	C14-74LS32	6502

With an osilloscope check for the 1 MHz clock on pin 37 of the 6502. Also check Bll pin 1 (74LS08) for the 1 Mhz clock. Check Bll pin 1 for +5 volt level. Cll pin 13 (74LS04) for a +5 volt level, and Cll pin 12 for a low level. See schematic for futher details. Check the following IC'S.

**SYMTOMS** 

PROBABLE CAUSE

No 1 MHz at 6502

C11-74LS04 B11-74LS08 RA01 (resistor pak)

> PRE-RELEASE VERSION

#### SCOPE AND METER

#### RA01 (resistor pak)

Check the following signals to make sure there is proper RAM addressing. Check the CAS bar signals at pin 15 of the RAM. The CAS bar signal at pins 4 (\$0-3FFF), 5 (\$4000-\$7FFF), 6 (\$8000-\$8FFF) from F2 (74LS139). Check the CS bar signal at pins 13 of the RAM and pin 7 of C1 (74LS153). Check RAM SEL bar at pin 4 of the RAM, pin 6 of A2 (74LS00). Check inputs and outputs of D2 (74LS20) and pins 10 (\$8000-\$8FFF), 11 (\$4000-\$7FFF), and pin 12 (\$0-\$3FFF). See the schematic for complete detail and check the inputs and outputs of the following IC'S.

J1-74LS257	H1-74LS08	F2-74LS139
C1-74LS153	C12-74LS257	D2-74LS20
C11-74LS04	C14-74LS32	A2-74LS00

Also check the Memory Select headers for continuity (except Rev 7 and above boards)

Check RAM pins 5,6,7, and 10,11,12 for RAO (pin10), RA1 (pin 11), RA2 (pin 12), RA3 (pin 7), RA4 (pin 6), and RA5 (pin 5). These are the RAM refresh, video addressing signals. Also check pins 7 and 9 of E11,12, and 13 (74LS153's). Check the address and sync inputs to the 74LS153's (see schematic for pinouts).

If the system works with 16k RAM but not with 32K or 48K check RAO2 and RAO3 resistor paks. These located between ElO and Ell and DlO and Dll. Check these with and ohm meter from pins 7 and 9 of Ell,12,13 between ground and +5 volts. There should be a reading of about 500 ohms between pin 7 of Ell and ground. Also, it should read the same for pin 7 of Ell and +5 volt buss (about 500 ohms). The readings should be the same for each for them (see schematic for more details).



#### SERVICE PROCEDURE

#### New style keyboards(two part)

Symptoms	Cause
No keyboard output	Encoder(331-0931)
No Data Strobe(no keybd output)	B3(74LS00) B4(74LS00) C6(.1 microfarad cap)
Incorrect data out	Encode B5(74LS04) B3(74LS00)
No output	Cable
P, Return, and : keys repeat resistor. See Apple Service Bulletin	Change R10 to 3.0K ohm 1/4 watt

PRE-RELEASE VERSION P.S. TEST PROCEDURE 1 HAZRICOI

#### 1. DISASSEMBLE

- (A) REMOVE RIVETS AND SHEETMETAL SCREWS THAT HOLD LID TO HOUSING.
- (B) REMOVE PCB HOLD-DOWN SCREWS AND WASHERS.
- (C) REMOVE PCB FROM HOUSING.
- (D) FIND THE TWO RIVETS.

#### 2. VISUAL CHECK

- (A) DETERMINE LEVEL OF SUPPLY, UPDATE AS NECESSARY. C6 C7 C16 10UF, 25V; R17 R20 39 OHM, 1/4W.
- (B) CHECK FOR BAD DATE CODE OF CR1, IF "7841" CHANGE.
- (C) CHECK FOR MOST COMMON FAILURES.
- (1) RESISTANCE ACROSS CR16 220 OHM, IF LESS CR15 OR CR16 BAD.
- (2) IF FUSE BLOWN CR3 MAY BE SHORTED OR Q1 & Q2 MAY BE BAD.
- (3) IF R1 IS OPEN CR1 PROBABLY BAD.
- (D) CHECK FOR BURNT RESISTORS AND BAD SOLDER CONNECTIONS.

#### 3. LOAD TEST

- (A) HOOK-UP P.S. TO TEST FIXTURE. CHECK FOR FAILURE.
- (B) TAKE IN CIRCUIT RESISTANCE READINGS TO FIND CAUSE OF FAILURE. HAVING A KNOWN GOOD P.S. TO COMPARE WITH WOULD BE HELPFUL.
- (C) MAKE NECESSARY REPAIRS.
- (D) TEST AT ALL S/W SETTINGS.
- (E) VIBRATION TEST, WITH POWER APPLIED TO P.S., TAP PCB WITH THE HANDLE OF A SCREWDRIVER. NO FLUCTUATION IN OUTPUT SHOULD OCCUR.

#### 4. FINAL TEST

- (A) SECURE PCB IN HOUSING, REPLACE LID.
- (B) VERIFY OPERATION.
- (C) BURN-IN FOR 3-6 HOURS.

  COMMON THERMAL PROBLEMS ARI, CR17, CR18, OR CR19.
- (D) VERIFY OPERATION.
- (E) REPLACE SHEETMETAL SCREWS & RIVETS.



### P.S. PROBLEMS # ASMOCI

"BAD" MEANS COMPONENT COULD BE OPEN, SHORTED, MISSING, WRONG VALUE, PHSICALLY DAMAGED, HEAT SENSITIVE, OR HAVE A POOR SOLDER CONNECTION.

SYMPTOM ON TESTER

PROBABLE CAUSE IN ORDER OF OCCURRENCE

FAILS CROWBAR TEST (1) Q5 BAD

@107 HI LOAD NO OUTPUT

- (1) FUSE BLOWN CHECK CR3
- (2) R1 OPEN CHECK CR1
- (3) BAD S/W
- (4) CR15 OR CR16 BAD
- (5) CR1 BAD

@107 HI LOAD ALL VOLTAGES LO WON'T ADJUST

- (1) AR1 BAD
- (2) C6 OR C7 BAD
- (3) Q1 OR Q2 BAD

(4) CR9, CR18 OR CR19 BAD

@107 HI LOAD CILLATING

1.75 ...

(1) AR1 BAD

(2) C6 OR C7 BAD

CES CLICKING SOUND (3) Q1 OR Q2 BAD

(4) CR5, CR9 OR CR11 BAD

@115: 1A LOAD +12V DROPS

BELOW 11.25V

(1) CR17, CR18 OR CR19 BAD

@120 HLOO LOAD

- (1) ARI BAD (2) R17 BAD
- (3) C11, C12 OR C18 BAD
- (4) CR9 OR CR19 BAD

@120 LHOO LOAD EXCESSIVE RIPPLE OR

EXCESSIVE RIPPLE OR

MAKES CLICKING SOUND

(1) CR17, CR18 OR CR19 BAD

MAKES CLICKING SOUND

@137 LO LOAD MAKES CLICKING SOUND (1) C6 OR C7 BAD

EXCESSIVE RIPPLE OR (2) CR5, CR6, CR9 OR CR11 BAD

VIBRATION PROBLEM

(1) SOLDER CONNECTION OF SINGLE ENDED CAPACITORS

(2) HEAT SINK TO PCB SOLDER CONNECTION

(3) R16 BAD - REPLACE



August 1981

#### REPAIR MANUAL FOR ASTEC POWER SUPPLY AAIO40

#### Section I: Test Set-up

#### A. Equipment Needed

- 1. Isolation Transformer (minimum of 500 VA rating) Dangerously high voltages are present in this power supply. For the safety of the individual doing the testing, please use an isolation transformer. The 599 VA rating is needed to keep the AC wave form from being clipped off at the peaks. These power supplies have peak charging capacitors and draw full power at the peak of the AC wave form.
- 2. 0-140V Variable Transformer (Variac)
  Used to vary input voltage. Recommend 10 Amp. 1.4 DVA rating, minimum
- 3. Voltage meter Needed to measure DC voltages to 50VDC and AC voltages to 200VAC. Recommend 2 digital Multi Meters.
- 4. Oscilloscope Need X10 and X100 probes.
- 5. Load board with connectors
  See table I for values of loads required. The entry on the table for
  safe load power is the minimum power ratings for the load resistors
  used.
- 6. Ohm meter.

#### B. Set-up Procedure


Set-up as shown in Figure 1. Monitor the input voltage and the output voltage of the regulated bus, which is the +5 output, with DVM's. Also monitor the +5 output with the oscilloscope using 50mv/div sensitivity. The DVM monitoring the +5 output can also be used to check the other outputs. See text of section III for test points within power supply.

#### Section II

#### A. Visual Inspection:

Check power supply for any broken, burned, or obviously damaged components. Visually check fuse; if any question, check with Ohm meter.

B. Load power supply with minimum load as specified in Table I. Bring power up slowly with variable Transformer while monitoring +5 output with scope and DVM. Supply should start with approximately 40-60 VAC applied and should regulate when 104 VAC is reached. If output has reached 5 volts, do a performance test as shown in Section VI. If there is no output refer to Section III.



Page 0172 of 0367

#### Section III - No Output

## PME-RELEASE

#### General

With the AC input applied to the L & N connections and the power does not produce an output, and power switch on one or more components have failed. A no output fault condition is most likely caused by a shorted or opened component on the primary side but may also be caused by a short on the secondary. To determine this follow the steps below.

- A. Check Fuse:

  If fuse is blown, replace but do not apply power until cause of failure is found.
- B. Preliminary Check on Major Primary Components: Check Diode Bridge (DBI), Power Transistor (Q2) and check diode (D3) for shorted junctions. If a component is found shorted, replace it.
- C. Primary Check on Major Secondary Components:
  Using Ohm meter from output common to each output, with output loads disconnected, check for shorted rectifiers or capacitors. If the +12V output is shorted also check crowbar: SCR (SCR1), +12V.
- D. Check B+ with the fuse intact:
  Set power supply and attach X100 scope probe ground to the anode of (D1).
  Slowly turn up power and check for B+ Cathode of D3 (near the transformer T1). With input at 107VAC, this point should be between 260-270 VDC. If this is not correct check R1 and DB1.

If R8 is open, it was most likely caused by a shorted component that is fed power by T1. Check the following components for proper operation, (Q2, Q1, D3).

E. Check Q4 Waveforms:
Use X100 probe on Heat Sink of Q2, check collector waveform. Transistor should be switching, correct waveform is shown in Figure 2. If this is not present check for open junctions on Q2. If Q2 is OK, check to see if base voltage is being supplied to Q2; it should be .7V. If it is not present, check components, (C6, Q1, D1, and R3).

#### Section IV - Low Outputs

- A. All outputs are low at the same time, check to insure that the voltage selection jumper is in the proper position.
- B. +5V output

  The power supply is regulated off the +5V DC output. If this output is low, it could cause the others to be low, If so, adjust +5V by changing R20. If adjustment to correct voltage is not possible, check Q3 and Q4.
- C. If any one output is not present, first check the rectifier associated with that output and then the rest of the components in the circuit and

the solder joints on the PCB. Check respective choke for output in question (ie. L2, L3, L4, L5).

#### Section V - Crowbar

If the crowbar is not operating, check Zl and SCRl. If the crowbar is not triggering within the specified limits, change Zl and check that any adjustment resistor in series with Zl has not changed value from its color code value.

#### Section VI - Performance Test

Each of these test conditions should be set-up and noted to be within the limits specified in Table II.

STEP	INPUT	+5V LOAD	+1 2 V	-1 2 V	-5₹
1.	107 VAC	Max	Max	Max	Max
2.	132	Max	Max	Max	Max
3.	120	Max	Min	Min	Min
4.	120	Min	Min	Max	Min
5.	132	Min	Min	Min	Min
6.	Test Crowb	ar Limits			

If the power supply does not pass the above test, refer to Section IV and V.




Table I: Load Board Valves

OUTPUT	MIN	LOAD RESISTANCE	SAFE LOAD POWER	MAX L QAD	LOAD RESISTANCE	SAFE LOAD POWER
+5V	1.0A	5.0 ohms	10 watts	2.5A	2.0 ohms	25 watts
+12V	0.25A	48 ohms	6 watts	2.5A	4.8 ohms	60 watts
-12V	0.05A	240 ohms	1 watt	0.25A	48 ohms	6 watts
-5 <b>V</b>	0.10A	50 ohms	l watt	0.25A	20 ohms	2.5 watts

Table II: Voltage and Ripple Specifications

OUTPUT	MIN	XAM	RIPPLE (MAX RP)
+ 5V	4.90V	5.10V	45M <b>V</b>
+ 12V	11.10V	12.50V	100M <b>V</b>
-12V	-10.80V	-13.20 <b>V</b>	100M <b>V</b>
<b>-5</b> Y	-4.70V	-5.70 <b>V</b>	45M <b>V</b>





## PRE-BELEASE VERSION

June 1981

REPAIR MANUAL FOR ASTEC POWER SUPPLY AA11040(B)

#### Section I: Test Set-up

#### A. Equipment Needed

- 1. Isolation Transformer (minimum of 500 VA rating)
  Dangerously high voltages are present in this power supply.
  So for the safety of the individual doing the testing please use an isolation transformer. The 500 VA rating is needed to keep the AC wave form from being clipped off at the peaks.
  These power supplies have peak charging capacitors and draw full power at the peak of the AC wave form.
- 2. 0-140V Variable Transformer (Variac)
  Used to vary input voltage. Recommend 10 Amp. 1.4 KVA rating,
  minimum.
- Voltage meter Needed to measure DC voltages to 50VDC and AC voltages to 200VAC. Recommend 2 digital Multi Meters.
- 4. Oscilloscope Need X10 and X100 probes.
- 5. Load board with connectors-See table one for values of loads required. The entry on the table for safe load power is the minimum power ratings for the load resistors used.
- 6. Ohm meter.

#### B. Set-up Procedure

Set-up as shown in Figure 1. You will want to monitor the input voltage and the output voltage of the regulated buss, which is the +5 output, with DVM's. Also monitor the 5 output with the oscilloscope using 50mv/div sensitivity. The DVM monitoring the +5 output can also be used to check the other outputs. See text of section III for test points within power supply.

#### Section II



#### A. Visual Inspection:

Check power supply for any broken, burned, on obviously damaged components. Visually check fuse, if any question check with own meter.

#### B. Start-up

Load power supply with minimum load as specified in Table I. Bring power up slowly with variable Transformer while monitoring + 5 output with scope and DVM. Supply should start with approx. 40-60 VAC applied and should regulate when 95 VAC is reached. If output has reached 5 volts, do a performance test as shown in Section VI. If there is no output refer to Section III.

#### Section III - No Output

#### General

With the AC input applied to the L & N connections and the power does not produce an output, and power switch on, one or more components have failed. A no output fault condition is most likely caused by a shorted/open component on the primary side but may also be cuased by a short on the secondary. To determine this follow the steps below.

#### A. Check Fuse:

If fuse is blown, replace but do not apply power until cause of failure is found.

- B. Preliminary Check on Major Primary Components: Check Diode Bridge (DB1), Power Transistor (Q2) and catch diode (D3) for shorted junctions. If any component is found shorted, replace.
- C. Primary Check on Major Secondary Components: Using Ohm meter from output common to each output, with output loads disconnected, check for shorted rectifiers or capacitors. If +12V output is shorted also check crowbar; SCR (SCR1), +12V.
- D. Check B with the fuse intact:
  Set power supply and attach X100 scope probe ground to the anode of (D1). Slowly turn up power and check for B+ on end of (R28) nearest the transformer. With input at 95VAC, this point should be between 260-270 VDC. If this is not correct check resistor and DB1.

If R5 is open it was most likely caused by a shorted component that is fed power by R28. Check the following components for proper operation, (Q2, Q1, D1)

E. Check Q4 Waveforms: Using X100 probe on Heat Sink of Q4, check collector waveform. Transistor should be switching, correct waveform is shown in Figure 2. PRESENT

If this is not priesent check for open junctions on Q2. If Q2 is ok, check to see if base voltage is being supplied to Q2, it should be .7V. If it is not present, check components, (L3, Q1, D1 and R3).

#### Section IV - Low Outputs

- A. All outputs are low.

  If all outputs are low all at the same time, check to insure that the voltage selection jumper is in the proper position.
- B. +5V output.
  The power supply regulates off of the +5V DC output. If this output is low, it could cause the others to be low. If so, adjust +5V by changing R25.
- C. If any one output is not present, first check the rectifier accociated with that output and then the rest of the components in the circuit and the solder joints on the PCB.

#### Section V - Crowbar

If the crowbar is not operating, check Zl, Q4, and SCRl. If the crowbar is not triggering within the specified limits change Zl and check that R26 and R27 are of the proper resistance.

#### Section VI Performance Test

Each of these test conditions should be set-up and noted to be within the limits specified in Table II.

STEP	INPUT	+5V LOAD	+12V	-12V	<b>-5V</b>
1.	90 VAC	Max	Max	Max	Max
2.	132	Max	Max	Max	Max
3.	120	Max	Min	Min	Min
4.	120	Min	Min	Max	Min
5.	132	Min	Min	Min	Min
6.	Test Crow	bar Limits.			

If the power supply does not pass the above tests, refer to Section IV and V.




Table I: Load Board Valves

OUTPUT	MIN LOAD	LOAD RESISTANCE	SAFE LOAD POWER	MAX LOAD	LOAD RESISTANCE	SAFE LOAD POWER
+5V	1.0A	5.0 ohms	10 watts	2.5A	2.0 ohms	25 watts
+12V	0.25A	48 ohms	6 watts	2.5A	4.8 ohms	60 watts
-12V	0.05A	240 ohms	1 watt	0.25A	48 ohms	6 watts
-5V	0.10A	50 ohms	l watt	0.25A	20 ohms	2.5 watts

Table II: Voltage and Ripple Specifications

OUTPUT	MIN	MAX	RIPPLE (MAX RP)
+ 5V	4.90V	5.10V	45MV
+ 12V	11.10V	12.50V	100MV
-12V	-10.80¥	-13.20V	100MV
-5V	-4.70V	-5.70V	45MV
- •			





### SCOPE AND METER

### Introduction:

The following scope & meter points of reference and procedures are provided only as a guideline for tech's in training status. Tech's should eventually develop their own methods/procedures with which they feel most comfortable.

When metering RAM, ROM or I/O slots for continuity the following will not zero out:

RAM: Row- pin 2 will read approximately 19 to 20 and pin 14 will read open.

Column- pin 15 will read open.

ROM: Pins 20 & 21 will read open.

I/O slots: The following pins will read open --1,19,23,27,28,35,41.



### SECTION 5: REFERENCE GUIDE TO SIGNALS

### A. SYSTEM TIMING .

SIGNAL MINEMONIC	LOCATION
14M	B2-8
7M	B1-15
7M <b>"</b>	B1-14
COLOR REF	B1-3
COLOR REF'	B1-2
PHASE ZERO	B1-7
PHASE ONE	B1-6
FRASE ONE	51 0
RAS	C2-15
AX'	C2-14
	C2-14
CAS'	
Q3	C2-12
Q3 <b>′</b>	C2-11
• • • • • • • • • • • • • • • • • • • •	
LD194	B12-8
LDPS'	A2-3

# PRE-RELEASE VERSION

### B. VIDEO

SIGNAL MNEMONIC	LOCATION
но	D14-14
H1	D14-13
H2	D14-12
н3	D14-11
H4	D13-14
н5	D13-13
HPE'	D13-12
HBL	C13-6
• • • • • • • • • • • • • • • • • • • •	•••••••
VA	D13-11
VB	D12-14
VC	D12-13
۷0	D12-12
V1	D12-11
v2	D11-14
V3	D11-13
<b>V</b> 4	D11-12
VBL	B11-8
• • • • • • • • • • • • • • • • • • • •	
SYNC	C13-8
TEXT VIDEO	B2-11

C. MPU

SIGNAL	MNEMONIC	LOCATION

### Apple ][ / ][-Plus Level II Service Manual -- 1981 -- DigiBarn Computer Museum -- Apple Computer, Inc.

Α0	H5-11
Al	H4-5
A2	H5-7
A3	H5-9
A4	H4-7
<b>A</b> 5	H3-9
<b>A</b> 6	H3-11
A7	H3-7
A8	H3-5
A 9	H3-3
A10	H4-9
A11	H4-11
A12	H4-3
A13	H5-3
A14	H5-13
A15	H4-13
R/W	H5-5
D0	H11-2
D1	H10-2
D2	H10-14
2 3	H11-14
D4	H11-5
D5	H10-5
D6	H10-11
D7	H11-11

PRE-RELEASE VERSION

### D. ROM

 SIGNA	L M	NEMONIC	LOCATION	
 			. <b></b>	
cs'	:	DO	F12-13	
		D8	F12-12	
		ΕO	F12-11	
		E8	F12-10	
		FO	F12-9	
		F8	F12-7	

### E. RAM

SIGNAL MNEMONIC	LOCATION
+12	PIN 8
+5	PIN 9
GND	PIN 16
<b>-</b> 5	PIN 1
ΑO	PIN 10
A1	PIN 11
<b>A</b> 2	PIN 12
A3	PIN 7
A4	PIN 6

A5 A6	PIN 5 PIN 13
RAS'	C2-15
CAS': ROW C ROW D ROW E	F2-4 F2-5 F2-6
RAM R/W	C14-11
RAM SEL'	A2-6

### F. ON-BOARD I/O

SIGNAL MNEMONIC	LOCATION
KBD  KBDSTRB  CASSETTE CLK  CASSETTE OUT  SPEAKER CLK  SPEAKER OUT  GAME I/O STRB  9334 EN'  251 EN'	F13-15 F13-14 F13-13 K13-8 F13-12 K13-5 F13-11 F13-10 F13-9
PDL TRIG	F13-7

### G. PERIPHERAL I/O

SIGNAL MNEMON	IC LOCATION
DEV' : SLOT	о н2-15
SLOT	1 H2-14
SLOT	2 H2-13
SLOT	3 H2-12
SLOT	4 H2-11
SLOT	5 H2-10
SLOT	
SLOT	7 H2-7
I/O SEL : SLOT	
SLOT	
SLOT	3 H12-12
SLOT	4 H12-11
SLOT	5 H12-10
SLOT	6 H12-9
SLOT	
I/O STRB	F12-14

PRE-RELEASE VERSION

WOTE: Each location given represents the signal's point of origin (furthest upstream ocation). The schematic diagrams should be used to follow the signal downstream if ecessary.




## **Apple II Computer Technical Information**

# APPLE II / APPLE II-PLUS LEVEL II SERVICE REFERENCE MANUAL

## **Pre-Release Version**

# APPENDIX A IC CHIP MAPS • IC SPECIFICATIONS 6502 INSTRUCTIONS • ROM LISTINGS



# Written by Apple Computer, Inc. • Level II Service Center 1981

( This page is not part of the original service manual )




# Apple II Computer Technical Information

# APPLE II / APPLE II-PLUS LEVEL II SERVICE REFERENCE MANUAL

### **Pre-Release Version**

# APPENDIX A IC CHIP MAPS





# Written by Apple Computer, Inc. • Level II Service Center 1981


( This page is not part of the original service manual )

Distributed under the Creative Commons License on page 4

Page 0187 of 0367










## **Apple II Computer Technical Information**

# APPLE II / APPLE II-PLUS LEVEL II SERVICE REFERENCE MANUAL

## **Pre-Release Version**

# APPENDIX A IC SPECIFICATIONS





# Written by Apple Computer, Inc. • Level II Service Center 1981


( This page is not part of the original service manual )


Distributed under the Creative Commons License on page 4

Page 0191 of 0367









# TRIPLE 3-HIPUT | N745 POSITIVE AND GATE

# DIGITAL 54/74 TTL SERIES

#### **FEATURES**

### N74S11 ACTIVE PULL-UP


- TYPICAL PROPAGATION TIME
- TYPICAL POWER DISSIPATION AT 50% DUTY CYCLE

### 5 ns at CL = pF 32 mW PER GATE


### N74S15 OPEN-COLLECTOR

- TYPICAL PROPAGATION TIME TYPICAL POWER DISSIPATION AT 50% DUTY CYCLE

# 6 ns at Cy = 15 pF 29 mWPSR GATE



#### SCHEMATIC (each gate)



### RECOMMENDED MAXIMUM FAN OUT FROM EACH OUTPUT

	N74S11	14741
Loads at a high logic level	20	$\Delta$
Loads at a low logic level	10	1:

### ELECTRICAL CHARACTERISTICS (over operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*		N74S11							
			MIN	TYP**	MAX	MIN	TYP**	MAX	UNIT	
VIH	High-level input voltage			2			7		1	v
VIL	Low-level input voltage			<del> </del>		0.8			0.8	V
Vi	Input clamp voltage	V <sub>CC</sub> = MIN,	l <sub>1</sub> = −18 mA	<del> </del>		-1.2		<del> </del>	-1.2	V
VOH	High-level output voltage	V <sub>CC</sub> = MIN, I <sub>OH</sub> = -1 mA		2.7	3.4				F1.2	v
1он	High-level output current	V <sub>CC</sub> ≈ MIN, V <sub>OH</sub> = 5.5 V	V <sub>IH</sub> = 2 V,					$\backslash /$	250	_A
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 20 mA	V <sub>IL</sub> = 0.8 V,			0.5		$\overline{}$	0.5	v
4	Input current at maximum input voltage	VCC = MAX.	V <sub>I</sub> = 5.5 V			1		<del></del>	1	mA
ЧН	High-level in-put current (each input)	VCC = MAX,	V <sub>1</sub> = 2.7 V			50			50	
IIL	Low-level input current (each input)	VCC = MAX,	V <sub>I</sub> = 0.5 V			-2			\-2	uA
<sup>1</sup> OS	Short-circuit output current‡	VCC = MAX		-40		-100			1-2	~A
Іссн	Supply current, high-level output (average per gate)		All inputs at 5 V		4.5	8		3.5	6.5	mA mA
1CCL	Supply current, low-level output (Average per gate)	VCC = MAX.	All inputs at 0 V		8	14		/ 8	14	mA.

<sup>\*</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the \*For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditional applicable series on the second page of this section.

\*\*All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25 \text{ C}$ .

†Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.

### SWITCHING CHARACTERISTICS, $V_{CC}$ = 5 V, $T_A$ = 25 C, N = 10

PARAMETER	TEST CONDITIONS		N74S11			N74S15		
	NOTE 1	MIN	TYP	MAX	MIN	TYP N	MAX	UNITS
tPLH Propagation delay time, low-to-high-level output	CL = 15 pF, RL = 280 \(\Omega\)		4.5	7	2.5	5.5	8.5	
- Land to might to batter	Ct = 50 pF, Rt = 280 Ω		6			8.5		rs
tphi_ Propagation delay time, high-to-low-level output	CL = 15 pF, RL = 280 Ω	2.5	5	7.5	2.5	6	9	
	CL = 50 pF, RL = 280 \Omega		7.5		,	8		n <b>s</b>

NOTE 1: Load circuits and waveforms are shown on page 2-293


# e mulius


# DUAL 4-INPUT POSITIVE MAND GATE | \$54520

S54S2U N74S20

DISTAL 54/74 TTL SERIES

\$54620-A,F,W • N74S20-A,F







### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MIN	S54S20 NOM	MAX	MIN	N74S20 NOM	MAX	UNIT
Supply Voltage VCC Normalized Fan-Out from each Output, N: High logic level Low logic level	4.5	5	5.5 20 10	4.75	5	5.25 20 10	\ \ \ \
Operating Free-Air Temperature, TA	-55	l	125	0		70	°c

LLECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER	т	EST CONDITIONS *		MIN	TYP **	MAX	UNIT
V <sub>IH</sub>	High-level input voltage				2			v
VIL	Low-level input voltage						8.0	v
v <sub>i</sub>	Input clamp voltage	VCC = MIN,	I <sub>‡</sub> = -18mA				-1.2	V
		V <sub>CC</sub> = MIN,	V <sub>IL</sub> = 0.8V,	Series 54S	2.5	3.4		V
VOH.	High-level output voltage	I <sub>OH</sub> = -1mA		Series 74S	2.7	3.4		V
.,		V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2V,					
VOL	Low-level output voitage	IOL = 20mA					0.5	V
i <sub>l</sub>	Input current at maximum input voltage	VCC * MAX,	V <sub>1</sub> = 5.5V				1	mA
1 <sub>IH</sub>	High-level input current (each input)	V <sub>CC</sub> = MAX,	$V_1 = 2.7V$				50	ДА
IIL.	Low-level input current (each input)	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.5V		•		-2	mA
'os	Short-circuit output current †	V <sub>CC</sub> = MAX			-40		-100	mA
ссн	Supply current, high-level output	V <sub>CC</sub> = MAK,	All inputs at <b>0V</b>			2.5	4	mA
	(average per gate)							
ICCL	Supply current, low-level output	V <sub>CC</sub> = MAX,	All inputs at 5V			5	9	mA
	(average per gate)							





# EDGE-TRIGGERED FLIP-FLOPS S54S74

N74S74

bigital 54/74 TTL SERIES I

NEW TION

orithic dual edge-triggered flip-flops utilize Schottky TTL to produce very high speed D-type flip-flops. Each flip-flop clear and preset inputs, and also complementary Q and S amounts.

at input D is transferred to the Q output on the edge of the clock pulse. Clock triggering occurs at a of the clock pulse and is not directly related to the a time of the positive going pulse. When the clock input is the high or low level, the D-input signal has no effect.

excuts are fully compatible for use with most TTL or DTL A full fan-out to 10-normalized series 54S/74S loads is from each of the outputs at low logic level. At a high logic lan out of 20 is available to facilitate tying unused inputs to Maximum clock frequency is 75 megahertz, with a power dissipation of 75 milliwatts per flip-flop.

>>> 174574 is characterized for operation from 0°C to 70°C.

Maximum Input Clock Frequency	90 MHz
Power Dissipation	75 mW per Flip-Flop

### FRUTH TABLE (Each Flip-Flop)


4	t <sub>n</sub> .	+ 1
MPUT	OUT	PUT
D	Q	<u> </u>
	L	н
н	н	L

w - High level, L = Low level


TTES. A. tn = bit time before clock pulse

8. tn+1 = bit time after clock pulse

### PIN CONFIGURATION



### FUNCTIONAL BLOCK DIAGRAM (EACH FLIP-FLOP)



### **#1COMMENDED OPERATING CONDITIONS**

PARAMETER		MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.75	5	5.25	٧
Normalized fan-out from each output, N	High logic level			20	
	Low logic level			10	
Dock frequency, fclock			70		MHz
Width of clock pulse, tw (clock)			7		ns
Width of preset pulse, tw (preset)	-	1	7		ns
Width of clear pulse, tw (clear)			7		ns
Input set-up time, t <sub>setup</sub>	High level data		10		
	Low level data		12		ns
Input hold time, thold		0			ns.
Operating free-air temperature, TA		0		70	°c

## SIGNETICS DUAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS = \$54874,N74874

### ELECTRICAL CHARACTERISTICS

	PARAMETER	TEST CO	NDITIONS*	MIN	TYP**	MAX	UNIT
ViH	High level input voltage			2			V
VIL	Low level input voltage					0.8	V
VI	Input clamp voltage	VCC = MIN,	I <sub>I</sub> = -18 mA			-1.2	V
		VCC = MIN,	V <sub>1H</sub> = 2 V	2.7	3.4		V
∨он	High level output voltage	V <sub>IL</sub> = 0.8,	1 <sub>OL</sub> = 20 mA	2.7	3.4		"
		VCC = MIN,	V <sub>IH</sub> = 2 V			0.5	V
VOL	Low level output voltage	VIL = 0.8,	IOL = 20 mA			0.5	
t <sub>i</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V			1	mA
		VCC = MAX,	D input			50	
Ιн	High level input current	V <sub>1</sub> = 2.7 V	Clock or Preset			100	μΑ
-111	,		Clear			150	
		VCC = MAX,	D input			-2	
4L	Low level input current	V <sub>1</sub> = 0.5 V	Clock or Preset			_4	mA
		Clear	Clear			-6	<u> </u>
los	Short circuit output current‡	VCC = MAX		-40		-100	mA
Icc	Supply Current	VCC = MAX,	See Note 1		30		mA

<sup>\*</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

\*All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

‡Not more than one output should be shorted at a time, and duration of the short circuit test should not exceed one second.

### SWITCHING CHARACTERISTICS, VCC = 5 V, TA = 25°C, N = 10

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	Maximum clock frequency			90		MHz
	Propagation delay time, low-to-high level output,			5		ns
tPLH	from clear or preset					ļ <u>.</u>
	Propagation delay time, high-to-low level output,			8		ns
<sup>†</sup> PHL	from clear or preset	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 280 Ω				
	Propagation delay time, low-to-high level output,		1	7	1	ns
<sup>t</sup> PLH	from clock	NOTE 1				1
	Propagation delay time, high-to-low level output,			7		ns
<sup>t</sup> PHL	from clock			•	1	

NOTE 1: Load circuit and test waveforms are shown on page 2-293



 $\overline{a}$ 

### QUAD EXCLUSIVE-OR, EXCLUSIVE-OR/ NOR GATES

S54S135

DIGLIAL 54/74 TTL SERIES N74S135

PIN CONFIGURATION (Top View)\*

### FLATURES

- FULLY COMPATIBLE WITH MOST TTL AND TTL
- MSI CIRCUITS FULLY SCHOTTKY CLAMPING REDUCES DELAY

TIMES:

54\$86\*/74\$86

7 ns Typical 8 ns Typical

54\$135\*/74\$135

145135\*, 74S135 CAN OPERATE AS EXCLUSIVE-OR GATE (C INPUT LOW) OR AS EXCLUSIVE NOR (C) (C) GATE (C INPUT HIGH)

## ABSOLUTE MAXIMUM RATINGS

Spoly voltage (see Note 1) . . . . . . . . . . . . . . 7 V 

Operating free-air temperature range:

54S86\*, 54S135\* Circuits . . . -55°C to 125°C 74S86, 74S135 Circuits . . . . . . 0°C to 70°C . . . . . -65°C to 150°C Storage temperature range

wore:

All voltage values are with respect to network ground terminal.

### FUNCTION TABLE 54S86\*, 74S86


	INPUT	S	OUTPUT
1	Α	В	· Y
	L	L	L
	Ĺ	Н	н
1	н	L	н
1	н	Н	L

H - High level, L = Low level

### **FUNCTION TABLE 54S135\*, 74S135**


IN	PUTS		OUTPUT
A	В	С	Υ
L	L	L	L
L	н	L	Н
Н	L	L	н
Н	н	L	L
L	L	н	Н
1 L	н	Н	L
Н	L	Н	L
н	н	H	н

<sup>\* \*</sup> High level, L = Low level



Positive Logic: Y = A + B = AB + AB

74S135\* W-B & F



\*Pin assignments same for all packages.

### SIGNETICS QUAD EXCLUSIVE-OR, EXCLUSIVE-OR/NOR GATES ■ S54/N74S86, S54/N74S135

ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range. Unless otherwise note:

PARAMETER	TEST CONDITIONS*	MIN.	TYP.** MA	X. UN
V <sub>IH</sub> High level input voltage		2		V
VIL Low-level input voltage				0.8 V
V <sub>I</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18mA		-	1.2 V
V. High lovel and a start	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA   Series 545	2.5	3.4	
V <sub>OH</sub> High-level output voltage	V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -1mA   Series 745	2.7	3.4	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,			
VOL Low-level output voltage	V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 20mA			0.5 V
I Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>1</sub> = 5.5 V			1 m/
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V			50 μA
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 05. V		V	-2 m²
IOS Short-circuit output current1	V <sub>CC</sub> = MAX	-40	-1	00 m²
	54S86*			
	74586	•		
I <sub>CC</sub> Supply current	V <sub>CC</sub> = MAX, See Note 54S135*		• 🚅	m.i
	74S135			

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable develope.

### RECOMMENDED OPERATING CONDITIONS

<u>-</u> .		54586* MIN.	5	4S135*	74S8 <b>6</b>		74S135	4.55.5
			NOM.	MAX.	MIN.	NOM.	MAX.	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	٧
	High logic level			20			20	
Normalized fan-out from each output, N	Low logic level			10			10	
Operating free-air temperature, TA		-55		125	0		70	°C


<sup>\*</sup>Full military version to be announced.



<sup>\*\*</sup> All typical values are  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

<sup>†</sup> Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.

 $<sup>^{\</sup>dagger}_{CC}$  is measured with the inputs grounded and the outputs open.



### SIGNETICS DECODERS/DEMULTIPLEXERS = 54/74S138, 54/74S139

### RECOMMENDED OPERATING CONDITIONS

PARAMETER Supply voltage, VCC		54S138 54S139						
		MIN NOM 4.5 5	MAX	MIN	NOM	MAX	UNIT	
			.5 5	5.5	4.75	5	5.25	V
Normalized fan-out from each output N	High logic level			20			20	
	Low logic level			10			10	
Operating free air temperature, TA		-55		125	0		70	°C

AGTERISTICS (Over recommended operating free-air temperature range. Unless otherwise noted)

	PARAMETER	TEST CONDITIONS	· 	٤	54S138	)		UNIT		
				MIN	TYP2	MAX	MIN	TYP2	MAX	
VIH	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.8	ļ	<b></b> -	0.8	
٧ <sub>I</sub>	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18mA				-1.2			-1.2	_
VIII	High-level output voltage	VCC = MIN, VIH = 2V,	Series 54S	2.5	3.4		2.5	3.4		-
*10	Trigitalever output vortage	VIL = 0.8V, IOH = -1mA	Series 74S	2.7	3.4		2.7	3.4		٧
VIL	Low-level output voltage	VCC = MIN, VIH = 2V,				2.5			0.5	
V I L		VIL = 0.8V, IOL = 20mA				0.5			0.5	٧
11	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5V				1			1	IT 8
ЧΗ	High-level input current	VCC = MAX, VI = 2.7V				50			50	<u>-</u> ''
IIL	Low-level input current	VCC = MAX, VI = 0.5V				-2		<u> </u>	-2	mA
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX		-40		-100	-40		-100	
ICC	Supply current	VCC = MAX, Outputs ena	bled and							
NOTE		open			49	74		60	90	mA

#### 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

2. All typical values are at  $V_{CC}$  = 5V,  $T_A$  = 25°C.

### SWITCHING CHARACTERISTICS V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C, N = 10

PARAMETER <sup>1</sup>	FROM	то	LEVELS	TEST		4S13 4S13		5	UNIT		
	(INPUT)	(OUTPUT)	OF DELAY	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	
<sup>t</sup> PLH			2			4.5	- 7		5	7.5	
tPHL_	Binary	Any	2	CL = 15pF, RL = 280 Ω		7	10.5	6.5	6.5	10	ns
tPLH .		7119	3			7.5	12		7	12	12
<sup>t</sup> PHL			3			8	12		8	12	ns
tPLH	-		2		5	5	8		5	8	
tPHL	Enable		2			7	11		6.5	10	ns
<sup>t</sup> PLH		Any				7	11				
<sup>t</sup> PHL			3			7	11				ns

2.306

<sup>3.</sup> Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.

<sup>1.</sup> tpபு = propagation delay time, low-to-high-level output tpHL = propagation delay time, high-to-low-level output

### 8-INPUT DATA SELECTORS/MULTIPLEXERS

**S54S151 S54S251** N74S151 N74S251

### DIGITAL 54/74 TTL SERIES

MECRIPTION


5545151, S54S251, N74S151, and N74S251 Schottkynigh-performance, eight-input data selectors/multiplexers anigned for use in very high-speed data routing applications. multiplexers select one of eight data sources when so directed the binary address inputs. Both true and complementary data are ented when the strobe input goes low.

S54S151 and N74S151 are functionally and mechanically enangeable with the S54151 and N74151 respectively, and in TTL systems can be utilized to upgrade the performance of designs as delay times are typically half that of the S54151 # N74151.

► 554S251 and N74S251 have three-state outputs which permit e outputs to be connected to a common bus. When the strobe is high, both outputs are in a high-impedance state in which the upper and lower transistors of each totem-pole output are , and the output can neither drive nor load the bus. When the is low, the outputs are activated and operate as standard TTL ampole outputs.

\*speat power dissipation is 225 milliwatts for the S54S151 or \*\*45151 and 275 milliwatts for the S54S251 and N74S251, or expanimately 14 and 17 milliwatts respectively per equivalent gate. SS4S151 and S54S251 are characterized for operation over the The mutary temperature range of -55°C to 125°C; the N74S151 № N74S251 are characterized for operation from 0°C to 70°C.

### PIN CONFIGURATION



Positive Logic: See function table.

#### **FFATURES**

- S54S151/N74S151 INTERCHANGEABLE WITH \$54151/N74151 IN MOST SYSTEMS
- SCHOTTKY CLAMPED FOR SIGNIFICANT REDUCTION IN DELAY TIMES ... 4.5 ns TYPICAL, DATA INPUT TO W OUTPUT
- . HIGH-SPEED SELECTION FOR ONE OF EIGHT DATA SOURCES
- PERMITS MULTIPLEXING FROM N LINES TO ONE LINE
- S54S251 AND N74S251 HAVE TRI-STATE OUTPUTS
- . FULLY COMPATIBLE WITH SERIES 54/74 AND OTHER TTL MSI CIRCUITS

### \$1 COMMENDED OPERATING CONDITIONS

		S54S15	1		S54S25	1	1	N74S15	1		UNIT		
PARAMETER	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, VCC	4.5	5	5.5	4.5	5	5.5	4.75	5	5.25	4.75	5	5.25	V
Normalized fan-out from each output, N (at a low logic level)			10			10			10			10	
High-level output current, IOH			-1			-2			-1			-6.5	mA
Oterating free-air temperature, TA	-55		125	-55		125	0		70	0		70	,c

Apple ][ / ][-Plus Level II Service Manual -- 1981 -- DigiBarn Computer Museum -- Apple Computer, Inc. SIGNETICS BINPUT DATA SELECTORS/MULTIPLEXERS # SUM/N4STb1, 3 N74S151 S54S251 I ı OUTPUTS 그 피니 되니 되니 되 ے ب ٦ × 70 90 05 04 DATA 23 ×× esign logic level, L = low logic level, Z = high impedance, 20 5 8 STROBE \_ T = | T = コーニェ AMCTION TABLE SELECT Ē Ą Ą NS. > Ę ē ŧ Ē ë 2 č ë ĕ ć -1.2 50 0.8 0.5 -2 100 82 operating conditions for the MIN TYP .. MAX MIN TYP .. MAX \$548251 N74S251 7 MAX 5 13.5 19.5 2.4 3.2 22 S54S251, N74S251 itions shown as MIN or MAX, use the appropriate value spacified under recommended operating condition under the described by TA = 25°C. I values are at VCC = 5 V, TA = 25°C. The mile, and duration of the short circuit test should not exceed one second, than one output should be shorted at a time, and duration of the short circuit test should be shorted at a time, and duration of the short circuit test should be shorted at a time, and duration of the short circuit test should not exceed one second. ICS BINPUT DATA SELECTORS/MULTIPLEXERS • S54/N74S151, S54/N74S251 8 ŢΡ operating free-air temperature range unless otherwise noted) 2 13 2 4 6.5 8.0 2 -1.2 0.5 100 N74S151 \$54\$151 3.4 45 Σ recommended 2.7 2.5 6 13 12 MAX 18 15 2 2 16.5 8 13.5 Series 54S Series 74S S54S151, N74S151 V<sub>CC</sub> \* MAX, All inputs at 4.5 V, 12 12 0 8 8 3 4 2 TEST CONDITIONS VCC = MIN, I = -18 mA

VCC = MIN, VIH = 2 V.

VIL = 0.8 V. IOH = MAX S

VCC = MIN, VIH = 2 V.

VIL = 0.8 V. IOL = 20 mA

VCC = MAX, VO = 2.7 V

VCC = MAX, VO = 2.7 V

VCC = MAX, VI = 5.5 V

VCC = MAX, VI = 2.7 V

VCC = MAX, VI = 2.7 V


VCC = MAX, VI = 2.7 V

VCC = MAX, VI = 0.5 V specified N W appropriete value  $C_L$  = 15 pF,  $R_L$  = 280  $\Omega$ , See Note 1 C<sub>L</sub> = 50 pF, R<sub>L</sub> = 280 Ω, See Note 1 C<sub>L</sub> = 5 pF, R<sub>L</sub> = 280 Ω, See Note 1 CONDITIONS TEST 3 CHARACTERISTICS, VCC = 5 V, TA = 25°C ropatation delay time, low-to high-level output ropagation delay time, high-to low level output as MIN or MAX, use the voltage AL CHARACTERISTICS TOVER FREGORIE (OUTPUT) orput enable time this level Input current at maximum input 2 ₹ ₹ > ₹ > ₹ > ₹ > Short-circuit output current Off-state (high-impedance-High-level output voltage Low-level output voitage High-level input voltage Low-level input voltage High-level input current Low-level input current state) output current A, B, or C Input clamp voltage (4 levels) A, B, or C FROM (INPUT) (3 levels) Any D Any D Strobe Strobe Strobe Strobe Strobe Strobe Supply current

	ple	][/] 	[-Pl	us Le	vel II	Ser	H	7	++	ual	1 	198	1 -	- C	DigiB		Con	npute	er Mus		n -	Ap - اءاء			puter,	nc.
SNOILIONS CERCES	NOM MAX MIN NOM MAX	5 5.5 4.75 5 6.25	0	+		TRICAL CHARACTERISTICS (over recommanded operating free air temnessesses		2		Series 54S 2.6 Series 74S 2.5	Chi saino			-40 -100	45 70	or recommended operating conditions for the	(m)			NIN SEE	MAX	+	8 8	+		-
850	NIN NIN	High logic level	v logic level55	·		d operating free-sir termosters	TEST CONDITIONS		VCC - MIN, 1,18 mA	1		11	VCC = MAX, V <sub>1</sub> = 2.7 V	П	VCC * MAX, See Note 1	sppropriate value specified under recommended	all Inputs gra		2 0 . N	EST CONDITION		CL = 15 PF, RL = 280 t3,	See Note 2		2-293	
ING CONDITIONS	ranameter					ISTICS (over recommende	PARAMETER	it voltage t voltage	oltage	ut voltage	ut voltage	Input current at maximum input voltage High-level input current	Current	Short-circuit output current‡		as MIN or MAX, use the apr VCC = 5 V, TA = 25°C	than one output should be shorted at a time. ICCL is messured with the outputs open and		CHING CHARACTERISTICS, VCC = 5 V, TA = 25°C, N = 10	M TO M(	-		<b>&gt;</b> >	<b>&gt;</b>	is Propagation gally time, fow to high-level output. If Propagation gally time, high to low-level output. [2]. Lond dateurishd test waveforms are shown on page 2-293	
COMMENDED OPERATING CONDITIONS	-	Vormalized fan-out from each output, N	Operating free-air temperature range, TA			TRICAL CHARACTER	PARA	VIH High-level input voltage VIL Low-level input voltage	11	VOH High-level output voltage	VOL Low-level output voltage	In Input current at maxim		10S Short-circuit output current	1	r conditions shown as Mi plicable device type.	office than one output sho		ICHING CHARACTERISTIC	PARAMETER (INPUT)			TPHL Schoot	TPHL Strob	≅ Propagation galay time, low. to high-level output. ≌ Propagation delay time, high to low-level output, £ 2: Losd sérout and test waveforms are shown on p	
SELECTORS/MULTIPLEXERS	N/45/133	DIGITAL 54/74 TTL SERIES	PIN CONFIGURATION	JOR N DUAL-IN-LINE OR W FLAT PACKAGE (TOP VIEW)					DATAINMUIS	1   1   1   1   1   1   1   1   1   1		X		STROBE 8 OUTPUT GND 1G SELECT DATA INPUTS 1Y		-		LOGIC: SEE FUNCTION TABLE		FUNCTION TABLE	SELECT DATA INPUTS STROBE OUTPUT	C0 × C1 × C2		x x : x x :		ress Inputs A and B are common to bath sections.
ILL DATA				cho	puts to the output is only 8.5 nanoseconds maximum to 18 or 23 nanoseconds maximum for the card puts. Overall, the guaranteed delay times for the very part of puts.	of TTL with only a 12% increase in reaximum d-c power in many cases, the S64S163 or N74S153 can plug	is designed for 554 255 of 1474 555.		sectors/multiplexers are fully compatible for use with	and high speed, and low-power TTL and DTL circuits. clamped input represents only one normalized Series a and full famout to 10 normalized Series 545/74S.	able from each of the outputs at low logic levels. A unormalized Series 548/74S louds is provided at high	io facilitate connection of unused inputs to used inputs, or dissipation is 225 milliwatts.			range of -55°C to 125°C; the N74S153 is	eration from 0 C10 /0 C.		S CHOTTKY BARRIER-DIODE CLAMPING FOR VERY		IS MULTIPLEXING FROM N LINES TO 1 LINE	IN ASSIGNMENTS AS S64153 AND N74153	L (ENABLE) LINE PROVIDED FOR CASCADING (N	. O n LINES)	L AVERAGE PROPAGATION DELAY TIMES: A INPUT TO OUTPUT (2 GATE LEVELS) 6 INDUIT TO OUTPUT (3 GATE LEVELS) 6 INDUIT TO OUTPUT (3 GATE LEVELS)		

### SIGNETICS DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS = \$54\$153, N74\$153

### **FUNCTIONAL BLOCK DIAGRAM**




### TEST TABLE FOR NOTE 2

	INPUTS												
В	A	СО	C1	C2	С3	G	WAVEFORM						
GND	GND	INPUT	×	×	x	GND	A						
GND	4.5 V	×	INPUT	×	×	GND	Α						
4.5 V	GND	×	×	INPUT	×	GND	Α						
4.5 V	4.5 V	х	X	×	INPUT	GND	A						
GND	INPUT	GND	4.5 V	×	×	GND	Α						
INPUT	GND	GND	x	4.5 V	×	GND	Α						
GND	GND	4.5 V	X	×	×	INPUT	В						

X = Irrelevant A=IN-PHASE OUTPUT B=OUT-OF-PHASE



Distributed under the Creative Commons License on page 4



## HEX QUADRUPLE D-TYPE | \$54\$174 FLIP-FLOPS WITH CLEAR | \$54\$175

N74S174

DIGITAL 54/74 TTL SERIES N74S175

\$54\$174, N74\$174

Schottky TTL technology to implement D-type All have a direct clear input, and the S54S175 and ta testure complementary outputs from each flip-flop. Pin for these Schottky flip-flops are identical to the TTL versions meaning that these Schottky versions can be wherede existing system performance in most cases.


et the D inputs meeting the setup time requirements is to the Q outputs on the positive-going edge of the clock the clock input is at either the high or low level, the D has no effect at the output.

- FULL SCHOTTKY CLAMPING TO ACHIEVE TYPICAL MAX-TOGGLE RATES OF 110 MHz
- FUNCTIONALLY AND MECHANICALLY IDENTICAL TO THE SERIES 54/74 COUNTERPARTS AND CAN BE USED TO UPGRADE EXISTING SYSTEMS WITH SIGNIFICANT PROVEMENT IN SPEED
- FULLY COMPATIBLE WITH OTHER TTL CIRCUITS ...
- MAS 174 AND S54S175 OPERATE OVER FULL MILITARY PENPERATURE RANGE OF -55°C TO 125°C
- FOR USE IN HIGH-PERFORMANCE:

BUFFER'STORAGE REGISTERS

MIFT REGISTERS COUNTERS

**PATTERN GENERATORS** 



**PIN CONFIGURATION** 

~\S54S175, N74S175

Positive Logic: See function table

### FACTION TABLE (EACH FLIP-FLOP)


	INPUTS		OUTE	PUTS
CLEAR	CLOCK	D	Q	ā t
	×	×	L	н
H	, t	. н	н	L
H	<b>t</b>	L '	L	н
H	L	х	<b>Q</b> 0	<b>o</b> ō

Migh level (steady state)


artian from low to high level


The level of Q before the indicated steady-state that conditions were established

\$ 145 175 and N74S175 only




Positive Logic: See function table







### SIGNETICS 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS • \$54\$194, N74\$194


FUNCTIONAL BLOCK DIAGRAM




TYPICAL CLEAR, LOAD, RIGH-SHIFT, INHIBIT, AND CLEAR SEQUENCES










# SIGNETICS QUADRUPLE 2-LINE TO 1-LINE 3 S54S257, S54S258, N74S257, N74S258

FUNCTIONAL BLOCK DIAGRAMS



# PRE-RELEASE 'VERSION



# TYPES SN54283, SN74283 4-BIT BINARY FULL ADDERS WITH FAST CARBY

BULLETIN NO. DL-S 7211832, DECEMBER 1972

- Full-Carry Look-Ahead across the Four Bits
- Typical Add or Subtract Times:
   23 ns (Two 8-bit Words)
   43 ns (Two 16-Bit Words)
- Systems Achieve Partial Look-Ahead Performance with the Economy of Ripple Carry
- Supply Voltage and Ground on Corner Pins to Simplify P-C Board Layout

#### description

The SN54283 and SN74283 adders are electrically and functionally identical to the SN5483A and SN7483A, respectively. Only the arrangement of the terminals has been changed in the SN54283 and SN74283.

These improved 4-bit full adders/subtractors feature full look-ahead across four bits to generate the carry term in typically 10 nanoseconds. This capability provides the system designer with parital look-ahead performance at the economy and reduced package count of a ripple-carry implementation.


These full adders are designed so that levels of the input and output, including the carry, are in their true form. Thus the end-around carry is accomplished without the need for level inversion.

Power dissipation is typically 310 mW. Delay times through the package are 10 ns and 16 ns respectively from carry-in to carry-out and data-in to data-out. The SN54283 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74283 is characterized for 0°C to 70°C operation.


#### function table and schematics of inputs and outputs

Same as SN5483A/SN7483A, see pages 198 and 199.

## J OR N DUAL-IN-LINE OR W FLAT PACKAGE (TOP VIEW)



#### functional block diagram



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)															7 V
Input voltage															5.5 V
Interemitter voltage (see Note 2)															
Operating free-air temperature range:	SN5	4283										-5	5°C	to	125°C
	SN7	4283											0°0	C to	70°C
Storage temperature range						 						-6	s°C	to	150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circult, this rating applies between the following pairs: A1 and B1, A2 and B2, A3 and B3, A4 and B4.



4

# MED CARRY FULL ADDERS WITH FAST CARRY

recommended operating conditions

		L :	SN5428	3				
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply Voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
ligh-level output current, IOH	Any output except C4	1		-800			800	
	Output C4	1		<b>-400</b>			-400	μА
Low-level output current, Ini	Any output except C4			16			16	<del>                                     </del>
ESM issue output content; IOE	Output C4			8			8	mA
Operating free-air temperature, TA		55		125	0		70	°c

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAM	METER	TEST CO	ONDITIONS†		SN5428	3		SN7428	3	
			1257 60	onor none	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input vol	tage	ł		2			2			V
VIL	Low-level input vol	tage			1		0.8			0.8	V
V <sub>1</sub>	input clamp voltage		VCC = MIN,	I <sub>I</sub> = -12 mA	1		-1.5			-1.5	V
Vон	OH High-level output voltage		V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,		2.4	3.6		2.4	3.6		v
VOL	Low-level output vo	oltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	•••		0.2	0.4		0.2	0.4	v
ł <sub>l</sub>	Input current at ma input voltage	ximum	VCC = MAX,				1			1	mA
1 <sub>1H</sub>	High-level input cur	rent	VCC = MAX,	V <sub>1</sub> = 2.4 V			40			40	μА
ŊΕ	Low-level input cur	rent	VCC - MAX,		<b></b>	<del></del>	-1.6	ļ ———		-1.6	mA
los	Short-circuit	Any output except C4	V - MAY		-20		-55	-18		-55	
.03	output current§	Output C4	VCC = MAX		-20		-70	-18		-70	mA
¹cc	Supply current		VCC = MAX,	All B low, other inputs at 4.5 V		56			56		
	pp., volitent		Outputs open			66	99		66	110	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device

## §Only one output should be shorted at a time.

## switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER!	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	СО			<b>—</b>	14	21	<del> </del>
†PHL	l w	Any Σ	CL = 15 ρF, RL = 400 Ω,		12	21	ns
<sup>t</sup> PLH	A. or B.		Σ <sub>i</sub> See Note 3	-	16	24	_
<sup>t</sup> PHL	1	Σį			16	24	ns
<sup>t</sup> PLH					9	14	
<sup>†</sup> PHL	CO	C4	CL = 15 pF, RL = 780 Ω,		11	16	ns
<sup>†</sup> PLH <sup>†</sup> PHL	A. os P.	See Note 3		<b></b>	9	14	
	A <sub>i</sub> or B <sub>i</sub>	C4			11	16	ns

TtpLH = Propagation delay time, low-to-high-level output

PRINTED IN U.S.A.

TEXAS INSTRUMENTS

495

STRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

 $<sup>^{\</sup>ddagger}$ All typical values are at  $V_{CC} = 5 \text{ V, } T_{A} = 25^{\circ}\text{C.}$ 

TPHL ≡ Propagation delay time, high-to-low-level output NOTE 3: Load circuit and voltage waveforms are shown on page 148.

JT

16 V-

9 04

## 9334 93L34

8-BIT ADDRESSABLE LATCH

PRESSABLE LATER SI

DESCRIPTION — The '34 is an 8-bit addressable latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and being a one-of-eight decoder and demultiplexer with active level HIGH outputs. The device also incorporates an active LOW common clear for resetting all latches, as well as, an active LOW enable.



03[7


GND 8

CONNECTION DIAGRAMS
PINOUT A

- SERIAL TO PARALLEL CAPABILITY
- EIGHT BITS OF STORAGE WITH OUTPUT OF EACH BIT AVAILABLE
- RANDOM (ADDRESSABLE) DATA ENTRY
- ACTIVE HIGH DEMULTIPLEXING OR DECODING CAPABILITY
- EASILY EXPANDABLE
- COMMON CONDITIONAL CLEAR

ORDERING CODE: See Section 9

OUDEUL	G COD	E. Dee Cochon o		
	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
ัวร	OUT	V <sub>CC</sub> = +5.0 V ±5%, T <sub>A</sub> = 0°C to +70°C	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$	TYPE
Plastic DIP (P)	Α	9334PC, 93L34PC		9B
Ceramic DIP (D)	Α	9334DC, 93L34DC	9334DM, 93L34DM	6B
Flatpak (F)	Α	9334FC, 93L34FC	9334FM, 93L34FM	4L



VCC = Pin 16 GND = Pin 8

## INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	93XX (U.L.) HIGH/LOW	<b>93L (U.L.)</b> HIGH/LOW
A0 — A3	Address Inputs	1.0/1.0	0.5/0.25
D	Data Input	1.0/1.0	0.5/0.25
Ē	Enable Input (Active LOW)	1.5/1.5	0.75/0.38
<u>C</u> L	Clear Input (Active LOW)	1.0/1.0	0.5/0.25
Qo Q7	Parallel Latch Outputs	18/6.0	10/5.0
<b>-0 -0</b> /		,	(3.0)

## 34

FUNCTIONAL DESCRIPTION — The '34 has four modes of operation which are shown in the Mode Select Table. In the addressable latch mode, data on the data line (D) is written into the addressed latch. The addressed latch will follow the Data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data into the latches, the Enable should be held HIGH while the Address lines are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other outputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs. When operating the '34 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be some while in the memory mode.

		MODE SELECT TABLE	$U_{I} \subseteq \square$		
E	CL	MODE	J	المستأ المسأ	! i_
LITI	TIL	Addressable Latch Memory Active HIGH 8-Channel Dem Clear	ultiplexer		

## TRUTH TABLE


	1	NPU	TS					OU	TPUTS	3			MODE
۵۲	Ē	A <sub>0</sub>	A <sub>1</sub>	A2	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q4	Q <sub>5</sub>	Q <sub>6</sub>	Q <sub>7</sub>	MODE
111111111111111111111111111111111111111	H L L L	X L H L •• H	X L L H H	X L L H	L D L L L	L D L • • L	L L D	L L L	L L L	L L L	L L L	L L L	Clear Demultiplex
Н	Н	Х	X	Х	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Qt-1	Q <sub>t-1</sub>	Qt-1	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Memory
<b>111.1</b>	L L L	L H L • • H	L L H · · · H	L L L • • H	D Qt-1 Qt-1 • Qt-1	Q <sub>t-1</sub> D Q <sub>t-1</sub> • • Q <sub>t-1</sub>	Qt-1 Qt-1 D • • Qt-1	Qt-1 Qt-1 Qt-1 • • Qt-1	Qt-1 Qt-1 Qt-1 • • Qt-1	Qt-1 Qt-1 Qt-1 • • Qt-1	Qt-1 Qt-1 Qt-1 • • • •	Qt-1 Qt-1 Qt-1 • •	Addressable Latch

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Qt-1 = Previous Output State



# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		93XX		93L		UNITS	CONDITIONS
		·	Min	Max	Min	Max	OMITS	COMDITIONS
ice .	Power Supply Current	XM		86 86		21 26	mA	Vcc = Max

AC CHARACTERISTICS: Vcc = +5.0 V, T<sub>A</sub> = +25°C (See Section 3 for waveforms and load configurations)

		93XX	93L				
SYMBOL	PARAMETER	CL = 15 pF	CL = 15 pF	UNITS	CONDITIONS		
	<u>'</u>	Min Max	Min Max	1			
PLH bhr	Propagation Delay E to Q <sub>n</sub>	23 24	- 45 42	ns	Figs. 3-1, 3-9		
<b>ኮ</b> LH <b>ኮ</b> HL	Propagation Delay D to Q <sub>n</sub>	28 24	65 45	ns	Figs. 3-1, 3-5		
PLH PHL	Propagation Delay An to Qn	35 35	66 66	ns	Figs. 3-1, 3-20		
<b>PHL</b>	Propagation Delay CL to Q <sub>n</sub>	40	55	ns	Figs. 3-1, 3-10		

AC OPERATING REQUIREMENTS: VCC = +5.0 V, TA = +25°C

SYMBOL	PARAMETER	93XX	93L	UNITS	CONDITIONS			
		Min Max	Min Max	UNITS	CONDITIONS			
<b>ኤ</b> (H)	Setup Time HIGH, D to E	20	45	ns				
h (H)	Hold Time HIGH, D to E	0	-5.0	ns				
	Setup Time LOW, D to E	17	45	ns	Fig. 3-13			
<b>p</b> (D	Hold Time LOW, D to E	0	-7.0	ns				
ts (H) ts (L)	Setup Time HIGH or LOW An to E	5.0 5.0	10 10	ns				
<b>!</b> (L)	E Pulse Width LOW	17	26	ns	Fig. 3-21			
<b>L</b> (U	CL Pulse Width LOW		35	ns	Fig. 3-17			



## DESCRIPTION


The 8T26A/28 consists of four pairs of 3-State logic elements configured as Quad Bus Drivers/Receivers along with separate buffered receiver enable and driver enable lines. This single IC Quad Transceiver design distinguishes the 8T26A/28 from conventional multi-IC implementations. In addition, the 8T26/28's ultra high speed while driving heavy bus capacitance (300pF) makes these devices particularly suitable for memory systems and bidirectional data buses.

Both the Driver and Receiver gates have 3-State outputs and low-current PNP inputs 3-State outputs provide the high switching speeds of totempole TTL circuits while offering the bus capability of open collector gates. PNP inputs reduce input loading to 200µA maximum.


## **APPLICATIONS**

- Half-duplex data transmission
- Memory interface buffers
- Data routing in bus oriented systems
- High current drivers
- MOS/CMOS-to-TTL interface

## PIN CONFIGURATION




## TYPICAL APPLICATION





## LOGIC DIAGRAM



Non-Inverting Output (3-State

signetics

684

## DC ELECTRICAL CHARACTERISTICS

		TEST COMPLETIONS		8T26A				UNIT	
+ <b>f</b>	PARAMETER	TEST CONDITIONS	Min	Тур	Max	Min	Тур	Max	UNIT
	Input voltage								
VIL	Low		ı	N/A		1	N/A	1	
ViH	High			N/A		l	N/A	i	}
Viç	Clamp	Vcc = MIN, I <sub>IN</sub> = -12mA		1	-1.0		ļ	-1.0	V
,	Output voltage	Vcc = MIN		1	]			1	1
Vol	Low			1		i	1		l
	Drive	IoL = 48mA	]	ł	0.5	ļ		0.5	V
	Receive	IOL = 20mA			0.5			0.5	V
,	Input current	VCC = MAX, VIN = 0.4V		1	1	1		1	1
lı_	Low					1		1	1
	Drive (low level)	₹,		1	-200			-200	mA
	Disabled (low level)			ł	-25	i		-25	mA
	Receive			ł	-200	1	1	-200	mA


NOTE

Output sink current is supplied through a resistor to ground.


## **AC ELECTRICAL CHARACTERISTICS**


		TO FROM		TEST	8T26A			* 8T28		UNIT	
	PARAMETER	то	FROM	CONDITIONS		Тур	Max	Min	Тур	Max	UNI
P	Propagation delay										
ton		Rout	Dout	CL = 30pF	l		14	1	1	17	ns
		Dout	Din	CL = 300pF	l	İ	14		1	17	ns
toff		Rout	Dout	CL = 30pF	İ	l	14			17	ns
		Dout	Din	CL = 300pF	ł		14			17	ns
	Data enable to data output			CL = 300pF			1	1		1	İ
tpzL		0	High Z	1	1	l	25		1	28	ns
tpzL		High Z	0		1		20	ł		23	ns
F	Receive enable to receive output	-		CL = 30pF	İ				1	1	
tpzL	·	0	High Z		1	l	20			23	ns
tPLZ		High Z	0				15			18	ns

## TYPICAL APPLICATION



PORE CONTRACTOR





555

# .. SCRIPTION

SE SE 555 monolithic timing circuit is a highly stable capable of producing accurate time delays, or micro. Additional terminals are provided for triggering etting if desired. In the time delay mode of operation, the is precisely controlled by one external resistor and stor. For a stable operation as an oscillator, the free frequency and the duty cycle are both accurately will ded with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, the output structure can source or sink up to 200mA

## ,: TURÉS


- . TIMING FROM MICROSECONDS THROUGH HOURS
- . OPERATES IN BOTH ASTABLE AND MONOSTABLE VIDES
- . ADJUSTABLE DUTY CYCLE
- HIGH CURRENT OUTPUT CAN SOURCE OR SINK 200mA
- . OUTPUT CAN DRIVE TTL
- . TEMPERATURE STABILITY OF 0.005% PER °C
- . NORMALLY ON AND NORMALLY OFF OUTPUT

## ATLICATIONS

- 1 LOISION TIMING
- TLISE GENERATION
- COENTIAL TIMING
- THE DELAY GENERATION
- CASE WIDTH MODULATION
- **FILSE POSITION MODULATION**
- # SSING PULSE DETECTOR

#### LOCK DIAGRAM

## PIN CONFIGURATIONS (Top View)



## ABSOLUTE MAXIMUM RATINGS

Supply Voltage Power Dissipation

+18V 600 mW

Operating Temperature Range


NE55**5** SE5**55**   $0^{\circ}$ C to  $+/0^{\circ}$ C  $-55^{\circ}$ C to  $+125^{\circ}$ C


Storage Temperature Range

-65°C to +150°C

Lead Temperature (Soldering, 60 seconds)

+300°C





## **DESCRIPTION**

The SA/SE/NE558 and 559 Quad Timers are monolithic timing devices which can be used to produce four entirely independent timing functions. The 558 output sinks current whereas the 559 sources current. These highly stable, general purpose controllers can be used in a monostable mode to produce accurate time delays, from microseconds to hours. In the time delay mode of operation, the time is precisely controlled by one external resistor and one capacitor. Astable operation can be achieved by using two of the four timer sections.

The four timing sections in the 558 and 559 are edge triggered; therefore, when connected in tandem for sequential timing applications, no coupling capacitors are required. Output current capability of 100mA is provided in both devices.


#### **FEATURES**

- 100mA output current per section
- Edge triggered (no coupling capacitor)
- Output independent of trigger conditions
- Wide supply voltage range 4.5V to 18V
- Timer intervals from microseconds to hours
- Time period equals RC
- Military qualifications pending

#### **APPLICATIONS**

- Sequential timing
- . Time delay generation
- Precision timing
- Industrial controls
- Quad one-shot


## PIN CONFIGURATION




## **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	RATING	UNIT
Supply voltage		
SE558, SE559	+18	V
NE558, NE559	+16	V
SA558, SA559	+16	V
Power dissipation	1.25	w
Operating temperature range		İ
NE558, NE559	0 to +70	°C
SA558, SA559	-40 to +85	°C
SE558, SE559	-55 to +125	°C
Storage temperature range	-65 to +150	¹ °c
Lead temperature (soldering, 60sec)	+300	°C

## 558 EQUIVALENT CIRCUIT



## **EQUIVALENT CIRCUIT**





## CTRICAL CHARACTERISTICS T<sub>A</sub> = 25°C, V<sub>CC</sub> = +5V to +15V unless otherwise specified.

PARAMETER	TEST COMPLETIONS	SE	SE558/SE559			NE558/NE559 SA558/SA559		
PARAMETER	TEST CONDITIONS	Min	Тур	Max	Min	Тур	Max	UNIT
Supply voltage		4.5		18	4.5		16	V
Supply current (558) (559) ing accuracy (T = RC)	$V_{CC}$ = Reset = 15V $V_{CC}$ = Reset = 15V R = 2kΩ to 100kΩ C = 1μF		21 9	32 16		27 12	36 18	mA mA
Initial accuracy Drift with temperature Drift with supply voltage			1.0 150 0.1	3		2 150 0.1		% ppm/°C %/V
Trigger voltage <sup>1</sup> Trigger current	Vcc = 15V Trigger = 0V	0.8	1.5 5	2.4 30	0.8	1.5 5	2.4 100	۷ μΑ
Reset voltage <sup>2</sup> Reset current	Reset	0.8	1.5 50	2.4 300	0.8	1.5 50	2.4	V μA
Threshold voltage Threshold leakage			0.63 15			0.63 15		xVcc nA
Output voltage (558)3	iL = 10mA I <sub>L</sub> = 100mA		0.1 0.7	0.2 1.5		0.1 1.0	0.4 2.0	V V
Output voltage (559)4	i <sub>L</sub> = 10mA I <sub>L</sub> = 100mA	13 12.5	13.6 13.3		12.5 12.0	13.3 13.0		V V
Output leakage			10			10	1	пA
Propagation delay (558) (559)			1.0 0.4			1.0 0.4		μ\$ μ\$
Risetime of output Falltime of output	I <sub>L</sub> = 100mA I <sub>L</sub> = 100mA		100 100			100 100		ns ns

trigger functions only on the falling edge of the trigger pulse only after previouslying high. After reset the trigger must be brought high and then low to implement gering.

signetics

253

reset below 0.8 volts, outputs set low and trigger inhibited. For reset above 2.4 s. trigger enabled.

<sup>: 558</sup> output structure is open collector which requires a pull up resistor to Vcc to current. The output is normally low sinking current.

<sup>559</sup> output structure is a darlington emitter follower which requires a pull down stor to ground to source current. The output is normally low and sources current / when switched high.

Ū LALEAR INTEGRATED CINCUITS

S. S.PTION 741 is a high performance operational amplifier with open loop gain, internal compensation, high common range and exceptional temperature stability. The 41 is short-circuit protected and allows for nulling of g witage.

## TURES

STERNAL FREQUENCY COMPENSATION HORT CIRCUIT PROTECTION OFFSET VOLTAGE NULL CAPABILITY COELLENT TEMPERATURE STABILITY

HIGH INPUT VOLTAGE RANGE

LATCH-UP

## LISOLUTE MAXIMUM RATINGS

	μΑ741C	μΑ741
Voltage التحبية	±18V	±22V
partion (Note 1)	500m <b>W</b>	500mW
rential Input Voltage	±30 <b>V</b>	±30V
Voltage (Note 2)	±15 <b>V</b>	±15V
eutige between Offset	±0.5V	±0.5V

\*ating Temperature

0°C to +70°C -55°C to +125°C 12nge

, , , oc Temperature

-65°C to +150°C -65°C to +150°C 1unge


a.: Temperature

300°C 300°C :. der, 60 sec) Indefinite At Short Circuit Indefinite


- a (Note 3)

Taking applies for case temperatures to  $125^{\circ}$ C; derate linearly at the W/C for ambient temperatures above +75°C. for supply voltages less than £15V, the absolute maximum input witage is equal to the supply voltage. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or +75°C ambient temperature.

PIN CONFIGURATIONS (TOP VIEW)




#### **TPACKAGE**




- 1. Offset Null 2. Inverting Input
- 3. Non-Inverting Input
- 4. V
- 5. Offset Null
- 6. Output
- 7. V<sup>+</sup> 8. NC
- ORDER PART NOS. HA741T/HA741CT

## V PACKAGE




- 1. Offset Null
- 2. Inv. Input
- 3. Non-Inv. Input
- 4. V
- 5. Offset Null
- 6. Output
- 7. V<sup>+</sup>
- 8. NC
- ORDER PART NO. HA741CV

JIVALENT CIRCUIT




## SIGNETICS GENERAL PURPOSE OPERATIONAL AMPLIFIER ■ µA741



Distributed under the Creative Commons License on page 4

Page 0234 of 0367



# SIRRETES

## 64 X 8 X 5 CHARACTER GENERATOR

25

## SILICON GATE MOS 2500 SERIES

## DESCRIPTION

The Signetics 2513 is a high speed 2560-bit Static ROM organized as 64x8x5. A standard 7x5 dot matrix fits well in the 2513. The product uses +5V, -5V and -12V power supplies, TTL level interface signals and Tri-State Outputs for direct, low cost interfacing with TTL, DTL, CMOS and 2500 Series MOS.

## FEATURES

- 450 ns TYPICAL ACCESS TIME
- STATIC OPERATION
- TTL/DTL COMPATIBLE INPUTS
- +5, -5, -12V POWER SUPPLIES
- TRI-STATE OUTPUT CONTROLLED BY CHIP ENABLE FOR BUSSING CAPABILITY
- 2513/CM2140 ASCII FONT STANDARD (7 X 5)
- 24-PIN DIP
- P-MOS SILICON GATE TECHNOLOGY

#### **APPLICATIONS**

RASTER SCAN CRT DISPLAYS (ROW OUTPUT)
PRINTER CHARACTER GENERATOR
PANEL DISPLAYS AND BILLBOARDS
MICRO-PROGRAMMING
CODE CONVERSION

#### PROCESS TECHNOLOGY

The use of Signetics' P channel Silicon Gate Process allows the design and production of higher functional density and operating speed than other techniques.

## SILICONE PACKAGING


Low cost silicone DIP packaging is implemented and reliability is assured by the use of Signetics unique silicon gate MOS process technology. Unlike the standard metal gate MOS process the silicon material over the gate oxide passivates the MOS transistors. In addition, Signetics proprietary surface passivation and silicone packaging techniques result in an MOS circuit with inherent high reliability, superior moisture resistance, and ionic contamination barriers.

## **BIPOLAR COMPATIBILITY**

All inputs of the 2513 can be driven directly by standard TTL voltage levels. The data output buffers are capable of sinking a minimum of 1.6 mA, sufficient to drive one standard TTL load.

## PIN CONFIGURATION (Top View)

N/I PACKAGE



1.	V <sub>G</sub> G	24.	v <sub>cc</sub>
2.	NC		NC
3.	NC	2 <b>2</b> .	Address 9
4.	Out 1	21.	Acciess 2
5.	Out 2	20.	Address 7
6.	Out 3	19.	Address 6
7.	Out 4	18.	Address \$
8.	Out 5	17.	Address 4
9.	NC	16.	Address 3
10.	Ground	15.	Address 2
11.	Chip Enable	14.	Address 1
12.	V <sub>DD</sub>	13.	NC

#### PART IDENTIFICATION TABLE


PART	ORGANIZATION	PROGRAM
2513N/I		:
CM2140	64X8X5	ASCII For
2513N/I	64X7X5	
CMXXXX	64X8X5	Custom

N PACKAGE = 24 PIN SILICONE DIP

I PACKAGE = 24 PIN CERAMIC DIP

# SIGNETICS 64 X 8 X 5 CHARACTER GENERATOR ■ 2513

## CHARACTER FORMAT



-	CHARACTER ADDRESS							
	4	46	4	A,	4.	4.	l	
CHARACTER	,	•	•	•	,	•	ı	

## MAXIMUM GUARANTEED RATINGS(1)

Operating Ambient Temperature
Storage Temperature
Package Power Dissipation(2) @TA 70°C
Input(3) and Supply Voltages
with respect to VCC
O°C to 70°C
-65°C to +150°C
730mW

# PRE-RELEASE VERSION

#### NOTES

- Stresses above those listed under "Maximum Guaranteed Rating"
  may cause permanent damage to the device. This is a stress rating
  only and functional operation of the device at these or at any
  other condition above those indicated in the operational sections
  of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 110°C/W junction to ambient.
- 3. All Inputs are protected against static charge,
- Parameters are valid over operating temperature range unless specified.
- 5. All voltage measurements are referenced to ground.
- Manufacturer reserves the right to make design and process changes and improvements.
- 7. Typical values are at +25°C and nominal supply voltages,
- 8. Guaranteed input levels are stated for worst case conditions including a ±5% variation in V<sub>CC</sub> and a temperature variation of 0°C to +70°C. Actual input requirements with respect to V<sub>CC</sub> are V<sub>IH</sub> = V<sub>CC</sub> 1.85V and V<sub>IL</sub> = V<sub>CC</sub> 4.15V.

## CHARACTERISTICS

= 0°C to +70°C;  $V_{CC}$  = +5V ±5%;  $V_{DD}$  = -5V ±5%;  $V_{GG}$  = -12V ±5% unless otherwise noted. (Notes 4, 5, 6, 7)

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
Li	Input Load Current		10	500	nA	V <sub>IN</sub> = -5.5V T <sub>A</sub> = 25°C
ILO	Output Leakage Current		10	1000	nA	V <sub>OUT</sub> = -5.5V T <sub>A</sub> = 25°C V <sub>CE</sub> = V <sub>CC</sub>
<sup>1</sup> DD	V <sub>DD</sub> Power Supply Current		12	15	mA	
<sup>I</sup> GG	V <sub>GG</sub> Power Supply Current		10	15	mA	Outputs Open Outputs Open VCE = VCC
VIL	Input Logic "0"			+0.6	V	Note 8
V <sub>IH</sub>	Input Logic "1"	+3.4		5.3	V	Note 8

## SIGNETICS 64 X 8 X 5 CHARACTER GENERATOR ■ 2513


## **AC CHARACTERISTICS**

TA = 0°C to +70°C;  $V_{CC}$  = 5V ±5%;  $V_{DD}$  = -5V ±5%;  $V_{GG}$  = -12V ±5%; unless otherwise noted.


SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
VOL	Output Logic "Zero"	-5		0.4	٧	One TTL Load
V <sub>OH</sub>	Output Logic "One"	3.0			V	One TTL Load
<sup>t</sup> CA <sub>(CM2140)</sub> .	Character Access Time		500	600	ns	See AC Test Setup
<sup>t</sup> RA	Row Access Time (A <sub>1</sub> – A <sub>3</sub> )		450	500	ns	See AC Test Setup
<sup>‡</sup> CE	Chip Enable to Output		150		ns	·
C <sub>IN</sub>	Address Input Capacitance			10	pF	f = 1 MHz, V <sub>IH</sub> = V <sub>CC</sub> , 25mV p - p


## **BLOCK DIAGRAM**

Distributed under the Creative Commons License on page 4




Page 0238 of 0367





## SIGNETICS 64 X 8 X 5 CHARACTER GENERATOR = 2513


## DSS-SECTION



# PRE-RELEASE VERSION

# SIGNETICS 64 X 8 X 5 CHARACTER GENERATOR ■ 2513

## **ASCII CHARACTER FONT**




## 2316A/4316A/8316A\* 16K (2K × 8) ROM

- Single +5 Volts Power Supply Voltage
- Guaranteed 850ns Access Time
- Directly TTL Compatible—All Inputs and Outputs
- Three Programmable Chip Select Inputs for Easy Memory Expansion
- Three-State Output—OR-Tie Capability
- Fully Decoded—On Chip Address Decode
- Inputs Protected—All Inputs Have Protection Against Static Charge

The Intel 2316A is a 16,384 bit static MOS read only memory organized as 2048 words by 8 bits. This ROM is designed for memory applications where high performance, large bit storage, and simple interfacing are important design objectives.

The inputs and outputs are fully TTL compatible. This device operates with a single +5V power supply. The three chip select inputs are programmable. Any combination of active high or low level chip select inputs can be defined by the designer and the desired chip select logic level is fixed during the masking process. These three programmable chip select inputs, as well as OR-tie compatibility on the outputs, facilitates easy memory expansion.

The 2316A read only memory is fabricated with N-channel silicon gate technology. This technology provides the designer with high performance, easy-to-use MOS circuits. Only a single +5V power supply is needed and all devices are directly TTL compatible.



\*All 4316A and 8316A specifications are identical to the 2316A specifications.

## 2316A


# **A.C.** Characteristics $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = +5V \pm 5\%$ unless otherwise specified

6)/44501		LIMITS			
SYMBOL	PARAMETER	MIN.	TYP. <sup>(1)</sup>	MAX.	
tA	Address to Output Delay Time		400	850	
tco	Chip Select to Output Enable Delay Time			300	
t <sub>DF</sub>	Chip Deselect to Output Data Float Delay Time	0		300	


# CONDITIONS OF TEST FOR A.C. CHARACTERISTICS


## CAPACITANCE(2) TA = 25°C, f = 1 MHz

0744001		LIN	NITS
SYMBOL	TEST	TYP.	MAX
C <sub>IN</sub>	All Pins Except Pin Under Test Tied to AC Ground	4 pF	10 pf
C <sub>OUT</sub>	All Pins Except Pin Under Test Tied to AC Ground	8 pF	15 pF



## Typical A.C. Characteristics





## 2316A

# ABSOLUTE MAXIMUM RATINGS\*


imbient Temperature Under Bias	-10 C to 80 C
Temperature6	5°C to +150°C
sitage On Any Pin With Respect	
To Ground	-0.5V to +7V
Discipation	1 N Watt


\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


# p.C. AND OPERATING CHARACTERISTICS $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 5V \pm 5\%$ unless otherwise specified


SYMBOL	PARAMETER	LIMITS					
		MIN.	TYP. <sup>(1)</sup>	MAX.	UNIT	TEST CONDITIONS	
lu	Input Load Current (All Input Pins)		1	10	μΑ	V <sub>IN</sub> = 0 to 5.25V	
Іьон	Output Leakage Current			10	μА	CS = 2.2V, V <sub>OUT</sub> = 4.0V	
ILOL	Output Leakage Current			-20	μΑ	CS = 2.2V, V <sub>OUT</sub> = 0.45V	
Icc	Power Supply Current		40	98	mA	All inputs 5.25V Data Out Open	
VIL	Input "Low" Voltage	-0.5		0.8	٧		
V <sub>IH</sub>	Input "High" Voltage	2.0		V <sub>CC</sub> +1.0V	V		
VOL	Output "Low" Voltage			0.45	V	I <sub>OL</sub> = 2.0 mA	
VoH	Output "High" Voltage	2.2	In In	TIP I	V	10H= -100 MA	
	es for T <sub>A</sub> = 25°C and nominal supp			ÚĽ		LEMOIS	


## TYPICAL D.C. CHARACTERISTICS











# DES BEIERS MOSTEK.

16,384 X 1-BIT DYNAMIC RAM

MK4116(P/N)-2/3

## **FEATURES**

- Recognized industry standard 16-pin configuration from MOSTEK
- 2 150ns access time, 375ns cycle (MK 4116-2) 200ns access time, 375ns cycle (MK 4116-3)
- 3 ± 10% tolerance on all power supplies (+12V, ±5V)
- I Low power: 462mW active, 20mW standby (max)
- Output data controlled by CAS and unlatched at end of cycle to allow two dimensional chip selection and extended page boundary

#### DESCRIPTION

The MK 4116 is a new generation MOS dynamic random access memory circuit organized as 16,384 words by 1 bit. As a state-of-the-art MOS memory device, the MK 4116 (16K RAM) incorporates advanced circuit techniques designed to provide wide operating margins, both internally and to the system user, while achieving performance levels in speed and power previously seen only in MOSTEK's high performance MK 4027 (4K RAM).

The technology used to fabricate the MK 4116 is MOSTEK's double-poly, N-channel silicon gate, POLY II process. This process, coupled with the use of a single transistor dynamic storage cell, provides the maximum possible circuit density and reliability, while maintaining high performance


- Common I/O capability using "early write" operation
- ☐ Read-Modify-Write, RAS-only refresh, and Page-mode capability
- ☐ All inputs TTL compatible, low capacitance, and protected against static charge
- ☐ 128 refresh cycles
- ☐ ECL compatible on VBB power supply (-5.7V)

capability. The use of dynamic circuitry throughout, including sense amplifiers, assures that power dissipation is minimized without any sacrifice in speed or operating margin. These factors combined to make the MK 4116 a truly superior RAM product.




Multiplexed address inputs (a feature pioneered by MOSTEK for its 4K RAMS) permits the MK 4116 to be packaged in a standard 16-pin DIP. This recognized industry standard package configuration, while compatible with widely available automated testing and insertion equipment, provides highest possible system bit densities and simplifies system upgrade from 4K to 16K RAMs for new generation applications. Non-critical clock timing requirements allow use of the multiplexing technique while maintaining high performance.

## FUNCTIONAL DIAGRAM



#### PIN CONNECTIONS



## PIN NAMES

٥٥٧

A0 A6
CAS
COLUMN ADDRESS STROBE
DIN
DATA IN
DOUT
HAS
WRITE
READ/WRITE INPUT
V8B
POWER ( 5V)
POWER ( 5V)

POWER . + 12V

GROUNG

P/N 333-

121

## ABSOLUTE MAXIMUM RATINGS\*

Voltage on any pin relative to VBB.

Voltage on VDD, VCC supplies relative to VSS.

-1.0V to +15.0V

VBB-VSS (VDD-VSS>0V)

OPERATING CONDITIONS

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is conditional sections of the specification in the operational sections of this specification is conditional sections of the specification in the operational sections of this specification is conditional sections of this specification is conditional sections of the specification in the operational sections of this specification is conditional sections.

 $(0^{\circ}C \leq T_{\Delta} \leq 70^{\circ}C)$ 

10 C 4 1 A 4 7 0 C 1		THE PROPERTY			<u> </u>	
PARAMETER	SYMBOL	MIN	ट्रा कुला <u>ल</u> ा	MAK	UNITS	NOTES
Supply Voltage	VDD VCC VSS VBB	10.8 4.5 0 -4.5	5.0	94 5.5 0 -5.7	Volts Volts Volts Volts	2 2,3 2 2
Input High (Logic 1) Voltage, RAS, CAS, WRITE	VIHC	2.4	-	7.0	Volts	2
Input High (Logic 1) Voltage, all inputs except RAS, CAS WRITE	VIH	2.2	-	7.0	Volts	2
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	_	.8	Volts	2

DC ELECTRICAL CHARACTERISTICS ( 0°C  $\leq$  TA  $\leq$  70°C) (VDD = 12.0V  $\pm$  10%; VCC = 5.0V  $\pm$ 10%; -5.7V  $\leq$  VBB  $\leq$  -4.5V; VSS = 0V)

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT Average power supply operating current (RAS, CAS cycling; tRC = tRC Min	DD1  CC1  BB1	·	35 200	mA μA	4 5
STANDBY CURRENT Power supply standby current (RAS = VIHC, DOUT = High Impedance)	1DD2 1CC2 1BB2	-10	1.5 10 100	mA μA μA	
REFRESH CURRENT Average power supply current, refresh mode (RAS cycling, CAS = VIHC; tRC = tRC Min	1003 1003 1883	-10	25 10 200	mΑ μΑ μΑ	4
PAGE MODE CURRENT Average power supply current, page-mode operation (RAS =VIL, CAS cycling; tpC = tpC Min	IDD4 ICC4 IBB4		27 200	mA ΄ μA	4 5
INPUT LEAKAGE Input leakage current, any input (VBB = -5V, 0V < VIN < +7.0V, all other pins not under test = 0 volts)	li(L)	-10	10	μА	
OUTPUT LEAKAGE Output leakage current (DOUT is disabled, 0V  VOUT  +5.5V)	lo(L)	-10	10	μА	
OUTPUT LEVELS Output high (Logic 1) voltage (IOUT = -5mA)	∨он	2.4		Volts	3
Output low (Logic 0) voltage (IOUT = 4.2 mA)	VOL		0.4	Volts	<u></u>

#### NOTES:

- T<sub>A</sub> is specified here for operation at frequencies to t<sub>RC</sub> t<sub>RC</sub> (min). Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible, however, provided AC operating parameters are met. See figure 1
- All voltages referenced to Veg.
- Output voltage will swing from VSS to VCC when activated with no current loading. For purposes of maintaining data in standby 3. !2

mode,  $V_{CC}$  may be reduced to  $V_{SS}$  without affecting refresh operations or data retention. However, the  $V_{OH}$  (min) specifica tion is not guaranteed in this mode.

- $l_{DD1}, l_{DD3},$  and  $l_{DO4}$  depend on cycle rate. See figures 2,3, ar 4 for  $l_{DD}$  limits at other cycle rates.
- ICC1 and ICC4 depend upon output loading. During readout of high level data VCC is connected through a low impedance (135ii typ) to data but. At all other times ICC consists of leakage currents only. 5.

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (6,7,8) $(0.C \le T_A \le 70^{\circ}C)^{-1}(V_{DD} = 12.0V \pm 10\%; V_{CC} = 5.0V \pm 10\%, V_{SS} = 0V, V_{BB} = -5.7V \le V_{BB} \le -4.5V)$ AL MENTED TO THE TOTAL TO THE

100 11 12		MK 4	116-2	MK4	7163	7 6		111
PARAMETER	SYMBOL	MIN	MAX		MAX	UNITS	NOTES 7	16
Random read or write cycle time	tRC	375		375		1_ris	9	(LLL)
Read-write cycle time	tRWC	375		375		ns		< -\n
Read modify write cycle time	tRMW	320		405		ns-	9	
Page mode cycle time	ΨС	170		225		ps.	9	$\mathbb{H}^{1}$
Access time from RAS	TRAC		150		200	ے معد نے	110,12	
Access time from CAS	†CAC		100		135	ns	11,12	
Output buffer turn-off delay	tOFF	0	40	0	50	ns	13	
Transition time (rise and fall)	ŧΤ	3	35	3	50	ns	8	
RAS precharge time	tRP	100		120		ns		
RAS pulse width	tRAS	150	10,000	200	10,000	ns		-
RAS hold time	tRSH	100		135		ns		•
CAS hold time	tCSH	150		200		ns		
CAS puise width	tCAS	100	10,000	135	10,000	ns		
RAS to CAS delay time	TRCD	20	50	25	65	ns	14	-
*AS to RAS precharge time	tCRP	-20		-20		ns		一直的
ow Address set-up time	TASR	0		0		ns		
Row Address hold time	TRAH	20		25		ns		- 20
Column Address set-up time	tASC	-10		-10		ns		92
Column Address hold time	tCAH	45		55	İ	ns		4
Column Address hald time referenced to RAS	tAR	95		120		ns		_
Read command set-up time	tRCS	0		0		ns		_
Read command hold time	tRCH	0		0		ns		
Write command hold time	₹WCH	45		55		ns		_
Write command hold time referenced to RAS	twcn	95		120		ns		_
Write command pulse width	WP	45		55		ns		
Write command to RAS lead time	tRWL	50		70		ns		_
Write command to CAS lead time	*CWL	50		70		ns		
Data-in set-up time	tDS	0	1	0		ns	15	
	tDH	45		55		ns	15	
Data-in hold time  Data-in hold time referenced to RAS	TDHR	95		120	3	ns		
CAS precharge time (for page-mode cycle only)	tCP	60		80		ns		
	TREF	_	2		2	ms		_
Refresh period	wcs	-2	0	-2	0	ns	16	_
WRITE command set-up time	tCWD	60	_	80		ns	16	
CAS to WRITE delay RAS to WRITE delay	TRWD	11		14	5	ns	16	

#### NOTES (Continued)

- Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose for this purpose
- AC measurements assume iT 5ns
- VIHC (mini or VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also transition times are measured between VIHC or VIH and VIL.

  The specifications for (RC (min) tRMW (min) and (RWC (min) are used
  - The specifications for the limin) themsy (min) and three limin) are used only to indicate cycle time at which proper operation over the full temperature range (0.0  $\leq$  TA  $_{\odot}$  70.0) is assured. Assumes that (RCD  $_{\odot}$  RCD (Maxi, II tRCD is greater than the maximum recommended value shown in this table; tRAC will increase by the
- amount that tRCD exceeds the value shown

- amount that IRLD exceeds the value should have a solution of the Assumes that IRLD making a wallent to 2 TTL loads and 100pf. Measure 1 wind a road equivalent to 2 TTL loads and 100pf. IRLD that is the specific should be seen the open circuit. condition and is not referenced to output voltage, evels
- Operation within the tRCD (max) limit insures that tRAC (max) can be met. (RCD (max) is specified as a reference point only if (RCD is greater than the specified tRCD (max) limit, then access time is controlled exclusively by ICAC
- These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify-write cycles
- tycuss (CWD and tRWD are restrictive operating parameters in read write and read modify write cycles only. If tWCS ≥ tWCS imin, the cycle is an early write cycle and the data out pin will remain open circuit/high impedance) throughout the entire cycle. If ICWD 2 ICWD (min) and tRWD ≥ tRWD (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate

## AC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 70^{\circ}\text{C}) \text{ (VDO = 12.0V ± 10%; VSS = 0V; VBB = -5.7V <math>\le \text{VBB} \le -4.5\text{V})}$ 

PARAMETER	SYMBOL	TYP	MAX	UNITS	NOTES
Input Capacitance (A0-A6), DIN	C <sub>11</sub>	4	5	ρF	17
Input Capacitance RAS, CAS, WRITE	C <sub>12</sub>	8	10	pF	17
Output Capacitance (DOUT)	C <sub>0</sub>	5	7	pF	17,18




Fig. 1 Maximum ambient temperature versus cycle rate for extended frequency operation,  $T_{\underline{A}}$  (max) for operation at cycling rates greater than 2.66 MHz (t<sub>CYC</sub><375ns) is determined by TA (max) C = 70-9.0 x (cycle rate MHz -2.66) for -3. TA (max) °C = 70 - 9.0 x cycle rate MHz -3.125MHz) for -2 only.




Fig. 2 Maximum I<sub>DD1</sub> versus cycle rate for device operation at extended frequencies. I<sub>OO1</sub> (max) curve is defined by the equation:

I<sub>DD1</sub> (max) mA = 10 + 9.4 x cycle rate (MHz) for -3 IDD1 (max) mA = 10 + 8.0 x cycle rate (MHz) for -2





Fig. 3 Maximum I<sub>DD3</sub> versus cycle rate for device operation at extended frequencies,  $1_{\mbox{DD3}}$  (max) curve is defined by the equation:


 $I_{DO3}(max)$  mA = 10 + 6.5 x cycle rate [MHz] for -3  $I_{DD3}$ (max) mA = 10 + 5.5 x cycle rate [MHz] for -2

Fig. 4 Maximum I<sub>DD4</sub> versus cycle rate for device operation in page mode. I<sub>DD4</sub> (max) curve is defined by


IDD4 (max) mA = 10 + 3.75 x cycle rate (MHz) for 3 IDD4 (max) mA = 10 + 3.2 x cycle rate [MHz] for -2

124






### AGE MODE READ CYCLE



### AGE MODE WRITE CYCLE



## PRE-RELEASE VERSION

127

Distributed under the Creative Commons License on page 4

Page 0253 of 0367

### **DESCRIPTION** (continued)

System oriented features include ± 10% tolerance on all power supplies, direct interfacing capability with high performance logic families such as Schottky TTL, maximum input noise immunity to minimize "false triggering" of the inputs (a common cause of soft errors), on-chip address and data registers which eliminate the need for interface registers, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of his memory system. The MK 4116 also incorporates several flexible timing/operating modes. In addition to the usual read, write, and read-modify-write cycles, the MK 4116 is capable of delayed write cycles, page-mode operation and RAS-only refresh. Proper control of the clock inputs(RAS, CAS and WRITE) allows common I/O capability, two dimensional chip selection, and extended page boundaries (when operating in page mode).

### **ADDRESSING**

The 14 address bits required to decode 1 of the 16,384 cell locations within the MK 4116 are multiplexed onto the 7 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks. The first clock, the Row Address Strobe (RAS), latches the 7 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 7 column address bits into the chip. Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks. The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the CAS clock sequence are inhibited until the becurence of a delayed signal derived from the RAS clock chain. This "gated CAS" feature allows the CAS clock to be externally activated as soon as the Row Address Hold Time specification (tRAH) has been satisfied and the address inputs have been changed from Row address to Column address information.

Note that CAS can be activated at any time after tRAH and it will have no effect on the worst case data access time (tRAC) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing endpoints result from the internal gating of CAS which are called tRCD (min) and tRCD (max). No data storage or reading errors will result if CAS is applied to the MK 4116 at a point in time beyond the tRCD (max) limit. However, access time will then be determined exclusively by the access time from CAS (tCAC) rather than from RAS (tRAC), and access time from RAS will be lengthened by the amount that tRCD exceeds the tRCD (max) limit.

### DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and CAS while RAS is active. The later of the signals (WRITE or CAS) to make its negative transition is the strobe for the Data In (DIN) register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low (active)

prior to CAS, the DIN is strobed by CAS, and the set-up and hold times are referenced to CAS. If the input data is not available at CAS time or if it is desired that the cycle be a read-write cycle, the WRITE signal will be delayed until after CAS has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than CAS. (To illustrate this feature, DIN is referenced to WRITE in the timing diagrams depicting the read-write and page-mode write cycles while the "early write" cycle diagram shows DIN referenced to CAS).

Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in which CAS is active (low). Data read from the selected cell will be available at the output within the specified access time.

### DATA OUTPUT CONTROL

The normal condition of the Data Output (DOUT) of the MK 4116 is the high impedance (open-circuit) state. That is to say, anytime CAS is at a high level, the DOUT pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. DOUT will remain valid from access time until CAS is taken back to the inactive (high level) condition.

If the memory cycle in progress is a read, read-modify write, or a delayed write cycle, then the data output will go from the high impedance state to the active condition, and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. Oncu having gone active, the output will remain valid until CAS is taken to the precharge (logic 1) state, whether or not RAS goes into precharge.

If the cycle in progress is an "early-write" cycle (WRITE active before CAS goes active), then the output pin will maintain the high impedance state throughout the entire cycle. Note that with this type of output configuration, the user is given full control of the DOUT pin simply by controlling the placement of WRITE command during a write cycle, and the pulse width of the Column Address Strobe during read operations. Note also that even though data is not latched at the output, data can remain valid from access time until the beginning of a subsequent cycle without paying any penalty in overall memory cycle time (stretching the cycle).

This type of output operation results in some very significant system implications.

Common I/O Operation — If all write operations are handled in the "early write" mode, then DIN can be connected directly to DOUT for a common I/O data bus.

Data Output Control — DOUT will remain valid during a read cycle from tCAC until CAS goes back to a high level (precharge), allowing data to be valid from one cycle up until a new memory cycle begins with no penalty in cycle time. This also makes the RAS/CAS clock timing relationship very flexible.

Two Methods of Chip Selection - Since DOUT

is not latched, CAS is not required to turn off the outputs of unselected memory devices in a matrix. This means that both CAS and/or RAS can be decoded for chip selection. If both RAS and CAS are decoded, then a two dimensional (X,Y) chip select array can be realized.

Extended Page Boundary — Page-mode operation allows for successive memory cycles at multiple column locations of the same row address. By decoding CAS as a page cycle select signal, the page boundary can be extended beyond the 128 column locations in a single chip. (See page-mode operation).

### **OUTPUT INTERFACE CHARACTERISTICS**

The three state data output buffer presents the data output pin with a low impedance to VCC for a logic 1 and a low impedance to VSS for a logic 0. The effective resistance to VCC (logic 1 state) is 420  $\Omega$  maximum and  $135\Omega$  typically. The resistance to VSS (logic 0 state) is 95  $\Omega$  maximum and 35  $\Omega$  typically. The separate VCC pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During battery indby operation, the VCC pin may have power moved without affecting the MK 4116 refresh operation. This allows all system logic except the RAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

### PAGE MODE OPERATION

The "Page Mode" feature of the MK 4116 allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the RAS signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "page-mode" of operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times.

The page boundary of a single MK 4116 is limited to the 128 column locations determined by all combinations of the 7 column address bits. However, in system applications which utilize more than 16,384 data words, (more than one 16K memory block), the page boundary can be extended by using CAS rather than RAS as the chip select signal. RAS is applied to all devices to latch the row address into each device and then CAS is decoded and serves as a page cycle select signal. Only those devices which receive both RAS and CAS signals will execute a read or write cycle.

### REFRESH

Refresh of the dynamic cell matrix is accomplished performing a memory cycle at each of the 128 v addresses within each 2 millisecond time interval. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-only" cycles. RAS-only refresh results in a substantial reduction in operating power. This reduction in power is reflected in the IDD3 specification.

### **POWER CONSIDERATIONS**

Most of the circuitry used in the MK 4116 is dynamic and most of the power drawn is the result of an address strobe edge. Consequently, the dynamic power is primarily a function of operating frequency rather than active duty cycle (refer to the MK 4116 current waveforms in figure 5). This current characteristic of the MK 4116 precludes inadvertent burn out of the device in the event that the clock inputs become shorted to ground due to system malfunction.

Although no particular power supply noise restriction exists other than the supply voltages remain within the specified tolerance limits, adequate decoupling should be provided to suppress high frequency noise resulting from the transient current of the device. This insures optimum system performance and reliability. Bulk capacitance requirements are minimal since the MK 4116 draws very little steady state (DC) current.

In system applications requiring lower power dissipation, the operating frequency (cycle rate) of the MK 4116 can be reduced and the (guaranteed maximum) average power dissipation of the device will be lowered in accordance with the IDD1 (max) specifimit curve illustrated in figure 2. NOTE: The MK 4116 family is guaranteed to have a maximum IDD1 requirement of 35mA@ 375ns cycle (320ns cycle for the -2) with an ambient temperature range from 0° to 70°C. A lower operating frequency, for example 1 microsecond cycle, results in a reduced maximum Idd1 requirement of under 20mA with an ambient temperature range from 0° to 70°C.

It is possible the MK4116 family (-2 and 3 speed selections for example) at frequencies higher than specified, provided all AC operating parameters are met. Operation at shorter cycle times (<tRC min) results in higher power dissipation and, therefore, a reduction in ambient temperature is required. Refer to Figure 1 for derating curve.

NOTE. Additional power supply tolerance has been included on the V88 supply to allow direct interface capability with both -5V systems -5 2V ECL systems.




Fig. 5 Typical Current Waveforms

Although RAS and/or CAS can be decoded and used as a chip select signal for the MK 4116, overall system power is minimized if the Row Address Strobe (RAS) is used for this purpose. All unselected devices (those which do not receive a RAS) will remain in a low power (standby) mode regardless of the state of CAS.

### **POWER UP**


The MK 4116 requires no particular power supply sequencing so long as the Absolute Maximum Rating Conditions are observed. However, in order to insure compliance with the Absolute Maximum Ratings, MOSTEK recommends sequencing of power supplies


such that VBB is applied first and removed last VBB should never be more positive than VSS when power is applied to VDD.


Under system failure conditions in which one or more supplies exceed the specified limits significant additional margin against catastrophic device failure may be achieved by forcing RAS and CAS to the inactive state (high level).


After power is applied to the device, the MK 4116 requires several cycles before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.


# PRE-RELEASE Vencion





















# PRE-RELEASE WERSIUM



# PRELIMINARY

32,768 x 1-BIT DYNAMIC RAM

MK4332(P)-3

### **FEATURES**

☐ Utilizes two industry standard MK 4116 devices in ☐ Common I/O capability using "early write" an 18-pin package configuration

. . . .

- □ 200ns access time, 375ns cycle (MK 4116-3)
- ☐ Separate RAS, CAS Clocks
- ± 10% tolerance on all power supplies (+12V,±5V)
- ☐ Low power: 482mW active, 40mW standby (max)
- ☐ Output data controlled by CAS and unlatched at end of cycle to allow two dimensional chip selection and extended page boundary SCRIPTION


The MK 4332 is a new generation MOS dynamic random access memory circuit organized as 32,768 words by 1 bit. As a state-of-the-art MOS memory device, the MK4332 (32K RAM) incorporates advanced circuit techniques designed to provide wide operating margins, both internally and to the system user

The technology used to fabricate the MK 4332 is MOSTEK's double-poly, N-channel silicon gate, POLY II 9 process. This process, coupled with the use of a single transistor dynamic storage cell, provides the maximum possible circuit density and reliability, while maintaining high performance The use of dynamic circuitry throughcapability. out, including sense amplifiers, assures that power

- operation
- Read-Modify-Write, RAS-only refresh, and Pagemode capability
- All inputs TTL compatible, low capacitance, and protected against static charge
- ☐ 128 refresh cycles for each MK 4116 device in the dual density configuration
- ☐ Pin compatible to MK 4116 and MK 4164

dissipation is minimized without any sacrifice in speed or operating margin. These factors combine to make the MK 4332 a truly superior RAM product.

Multiplexed address inputs (a feature pioneered by MOSTEK for its 4K RAMS) permits the MK 4332to be packaged in a standard 18-pin DIP. This standard package configuration, is compatible with widely available automated testing and insertion equipment, and it provides the highest possible system bit densities and simplifies system upgrade from 16K to 64K RAMs for new generation applications. Non-critical clock timing requirements allow use of the multiplexing technique while maintaining high performance.



### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on any pin relative to VBB.

Voltage on VDD, VCC supplies relative to VSS.

VBB-VSS (VDD-VSS>0V)

O"C to +70°C

Storage temperature, TA (Ambient)

Storage temperature (Ambient)

Short circuit output current

O"C to +150°C

Tabsolute Maximum Ratings" may cause permenent damage to the device. This is a series rating only and functional operations of the device at these or any other conditions above those indicated in the operations developed to the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 

### RECOMMENDED DC OPERATING CONDITIONS 6 $(0^{\circ}C \le T_{A} \le 70^{\circ}C)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDD VCC VSS VBB	10.8 4.5 0 —4.5	12.0 5.0 0 -5.0	13.2 5.5 0 -5.7	Volts Volts Volts Volts	2 2,3 2 2
Input High (Logic 1) Voltage, RAS, CAS, WRITE	VIHC	2.4	-	7.0	Volts	2
Input High (Logic 1) Voltage, all inputs except RAS, CAS WRITE	VIH	2.2	-	7.0	Volts	2
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	-	.8	Volts	2

### DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C)$  (VDD = 12.0V ± 10%; VCC = 5.0V ± 10%; -5.7V  $\le$  VBB  $\le$  -4.5V; VSS = 0V)

PARAMETER	SYMBOL.	MIN	MAX	UNITS	NOTES
OPERATING CURRENT Average power supply operating current (RAS, CAS cycling; tRC = tRC Min)	IDD1 ICC1 IBB1		36.5 300	mA μA	4,19 5 19
STANDBY CURRENT Power supply standby current (RAS = VIHC, DOUT = High Impedance)	IDD2 ICC2 IBB2	-20	3.0 20 200	mA μΑ μΑ	
REFRESH CURRENT Average power supply current, refresh mode TRAS cycling, CAS = VIHC; tRC = tRC Min)	1003 1003 1883	-20	26.5 20 300	mA μA μA	4, 19 19
PAGE MODE CURRENT  Avaisage power supply current, page-mode  Speration (RAS = VIL, CAS cycling;  TPG- tpc Min)	IDD4 ICC4 IBB4		28.5 300	mA μA	4,19 5 19
INPUT LEAKAGE Imput leakage current, any input IVBB = -5V, 0V < VIN < +7.0V, all other pins not under test = 0 volts)	<sup>1</sup> I(L)	-20	20	μА	
OUTPUT LEAKAGE Output leakage current (DOUT is disabled, 0V < VOUT < +5.5V)	IO(L)	-20	20	μА	
OUTPUT LEVELS Output high (Logic 1) voltage (IOUT = -5mA)	Voн	2.4		Voits	3
Output low (Logic 0) voltage (IOUT = 4.2 mA)	VOL		0.4	Voits	

### NOTES:

- T<sub>A</sub> is specified here for operation at frequencies to t<sub>RC</sub>≥t<sub>RC</sub> (min). Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible, however, provided AC operating parameters are met. See figure 1
- All voltages referenced to VSS.
- Output voltage will swing from VSS to VCC when activated with no current loading. For purposes of maintaining data in standby
- made, VCC may be reduced to VSS without affecting refresh operations or data retention. However, the VOH (min) specification is not guaranteed in this mode.
- $l_{DD1}, l_{DD3}$  and  $l_{DO4}$  depend on cycle rate. See figures 2,3, and 4 for  $l_{DD}$  limits at other cycle rates.
- ICC1 and ICC4 depend upon output loading. During readout of high level data VCC is connected through a low impedance (135 it typ) to data out. At all other times ICC consists of leakage currents only.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (6,7,8) $(0 \text{ C} < T_A < 70^{\circ}\text{C})^{-1} (\text{Vpp} = 12.0 \text{V} \pm 10\%; \text{Vgc} = 5.0 \text{V} \pm 10\%, \text{Vss} = 0 \text{V}, -5.7 \text{V} < \text{Vgg} < -4.5 \text{V})$

		MK 4332			NOTES	
PARAMETER	SYMBOL	MIN MAX		UNITS		
Random read or write cycle time	tRC	375		กร	9	
Read-write cycle time	tRWC	375		ns	9	
Read modify write cycle time	<sup>t</sup> RMW	405		ns	9	
Page mode cycle time	ФC	225		ns	9	
Access time from RAS	TRAC		200	ns	10,12	
Access time from CAS	tCAC		135	ns	11,12	
Output buffer turn-off delay	tOFF '	0	50	ns	13	
Fransition time (rise and fall)	प	3	50	ns	8	
RAS precharge time	tRP	120		ns		
RAS pulse width	tRAS	200	10,000	ns		
RAS hold time	trsh	135		ns		
CAS hold time	тСЅН	200		ns		
CAS pulse width	tCAS	135	10,000	ńs		
AS to CAS delay time	tRCD	25	65	ns	14	
to RAS precharge time	tCRP	-20		ns		
Address set-up time	<sup>t</sup> ASR	0		ns		
Row Address hold time	trah	25		ns		
Column Address set-up time	tASC	-10		ns		
Column Address hald time	tCAH	55		ns		
Column Address hold time referenced to RAS	tar .	120		ns		
Read command set-up time	tRCS	0		ns		
Read command hold time	tRCH	0		ns		
Write command hold time	₩CH	55		ns		
Write command hold time referenced to RAS	twcn	120		ns		
Write command pulse width	₩P	55		ns		
Nrite command to RAS lead time	tRWL	70		ns		
Write command to CAS lead time	tCWL	70		ns		
Data-in set-up time	tDS.	0		ns	15	
Data-in hold time	tOH	55		ns	15	
Data-in hold time referenced to RAS	†DHR	120		ns		
CAS precharge time (for page-mode cycle only)	tCP	80		ns		
Refresh period	TREF		2	ms		
WRITE command set-up time	wcs	-20		ns	16	
CAS to WRITE delay	tCWD	80		ns	16	
RAS to WRITE delay	tRWD	145		ns	16	

### MOTES Comments

- 8 cycles which der form intresh are absoluted for this purpose.

  AC measurements assume 1.T. 5%:

  V<sub>3MC</sub> immit or V<sub>3M</sub> immit and V<sub>3L</sub> imael are reference levers for measuring timing of increasions for transition times are measured between V<sub>3MC</sub> or V<sub>3M</sub> and V<sub>3L</sub>.

  The weighted only to require in spage (immit and taying immit are used only to indicate cycle time at which proper overall only to the cycle time at which proper overall only to the cycle time at which proper overall only to the cycle time at which proper overall only to the cycle time at which properly over the full removerators and in C.T. § 70. C).
- where shown in this tubin (REC) image, if taggs is greater than the maximum recommended with expects the value.

- Assumes that race: "Tace (max)
  Mescurer aims, so as enuivarient to 2.TTC (mass and 100uf)
  (ggs, mix, in), estimation as a more the output achieves the sums creat condition and sonor retrieves the sums of call condition and sonor retrieves the sums of call condition and sonor retrieves to 2.2 (retrieves output weeks).
- Several cycles are required after power yet before proper dence operation is achieved. Any 8 cycles which perform refresh are amouste for this purpose.

  AC measurements assume 17 Shs.

  VisiC minit on Visic minit and Visic mass are reference treats for measuring timing of incomes assumed to CAS reading size in early write cycles and to WRITE leading english deliver or read modify write cycles and to WRITE leading english deliver or read modify write cycles.

  - sets contain load least room the wind cells cell if in interest or the advocate sets of contributes in determining the first contributes the contribute of the first contributes at accurate accurate from the equation C <u>VX</u> with VX 3 votes and dower subplies at nominal levels

    18 CAS VINCT of their POLY
  - 19 One 16K RAM is active while the other is in standby most

J

### AC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C) (V_{DD} = 12.0V \pm 10\%; VSS = 0V; -5.7V \le V_{BB} \le -4.5V)$ 

PARAMETER	SYMBOL	TYP	MAX	UNITS	NOTES
Input Capacitance (A0-A6), DIN	Ci1	8	10	ρF	17
Input Capacitance RAS, CAS,	C <sub>12</sub>	8	10	ρF	17
Output Capacitance (DOUT)	C <sub>0</sub>	10	14	ρF	17, 18
Input Capacitance WRITE	C <sub>13</sub>	16	20	pF	17

### AC Characteristics and Timing Diagrams of MK4116-3.

CYCLE TIME tac (ne)

1000 300 400 300 230

10 20 30 40

CYCLE RATE (MMX)= 10 3/t ac (ne)

Fig. 1 maximum ambient temperature versus cycle rate for extended lessurency operation. T<sub>A</sub> (max) for operation at cycling rates greater than Z.66 MHz (t<sub>CYC</sub><375ns) is determined by T<sub>A</sub> (max) C = 70—3.0 x tcycle rate MHz -2.66) for -3.





Fig. 3 Maximum  $I_{DD3}$  versus cycle rate for device operation at extended frequencies,  $I_{DD3}$  (max) curve is defined by the equation:

 $^{1}DD3$ (max) mA = 10 + 6.5 x cycle rate [MHz] for -3



CYCLE RATE (MHz)=  $10^3/t_{RC}$  (ne) Fig. 2 Maximum  $1_{DD1}$  versus cycle rate for device operation at extended frequencies,  $1_{DD1}$  (max) curve is defined by the equation:

IDD1 (max) mA = 10 + 9.4 x cycle rate [MHz] for -3







Fig. 4 Maximum  $t_{DD4}$  versus cycle rate for device operation in page mode.  $t_{DD4}$  (max) curve is defined by the equation:

 $I_{DD4}$  (max) mA = 10 + 3.75 x cycle rate [MHz] for -3






### READ-WRITE/READ-MODIFY-WRITE CYCLE




## "RAS-ONLY" REFRESH CYCLE NOTE: CAS = VIHC, WRITE = Don't Care





## PRE-RELEASE Wershin



### DESCRIPTION continued)

install proved features include ± 10% tolerance on a power 200 es, direct interfacing capability with the power 200 es, direct interfacing capability with the power 200 est logic families such as Schottky logic families such as Schottky false transport of the inputs (a common cause of afteron) of the inputs (a common cause of afteron) of the inputs (a common cause of a minate to reed for interface registers, and two things at the power of interface registers, and two things at the power and the A332 also incorporates several forces the minage modes. In addition to the upait read, write, and read-modify-write cycles, the MK 4332 is capable of delayed write cycles, the MK 4332 is capable of dela

### ADDRESSING

User access of a unique memory location is accomplished by multiplexing 14 address bits onto 7 address inputs and by proper control of the RAS and CAS class in a manner identical to operation of the MK 4116 in a memory array board. The 14 address bits required to decode 1 of the 16,384 cell locations within each MK 4116 are multiplexed onto the 7 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks. The first clock, the Row Address Strobe (RAS), latches the 7 row address bits into the \_\_] chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 7 column address bits into the chip. Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks. The two clock chains are linked together logically in such a way that the address multiplexing operation is done ----outside of the critical path timing sequence for read data access. The later events in the CAS clock sepuence are inhibited until the occurence of a delayed signal derived from the RAS clock chain. This "gated CAS" feature allows the CAS clock to be externally ctivated as soon as the Row Address Hold Time specification (tRAH) has been satisfied and the address inputs have been changed from Row address to Column address information.

Note that CAS can be activated at any time after tRAH and it will have no effect on the worst case data access time (tRAC) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing endpoints result from the internal gating of CAS which are called tRCD (min) and tRCD (max). No data storage or reading errors will result if CAS is applied to the MK 4332 at a point in time beyond the tRCD (max) limit. However, access time will then be determined exclusively by the access time from CAS (tCAC) rather than from RAS (tRAC), and access time from RAS will be lengthened by the amount that tRCD exceeds the tRCD (max) limit.

### DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and CAS while RAS is active. The later of the signals (WRITE or CAS) to make its negative transition is the strobe for the Data in (DIN) register. This permits

several options in the write cycle timing. In a write cycle, if the WRITE input is brought low (active) prior to CAS, the DIN is strobed by CAS, and the set-up and hold times are referenced to CAS. If the input data is not available at CAS time or if it is desired that the cycle be a read-write cycle. the WRITE signal will be delayed until after CAS has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than CAS. (To illustrate this feature, DIN is referenced to WRITE in the timing diagrams depicting the readwrite and page-mode write cycles while the "early write" cycle diagram shows DIN referenced to CAS). Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in which CAS is active (low). Data read from the selected cell will be available at the output within the specified access time.

### DATA OUTPUT CONTROL

The normal condition of the Data Output (DOUT) of the MK 4332 is the high impedance (open-circuit) state. That is to say, anytime CAS is at a high level, the DOUT pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. DOUT will remain valid from access time until CAS is taken back to the inactive (high level) condition.

Since the outputs to both 16K devices are tied together, care must be taken with the timing relationships of the two devices. Both devices cannot be activated at the same time as a data output conflict can occur.

If the memory cycle in progress is a read, read-modify write, or a delayed write cycle, then the data output will go from the high impedance state to the active condition, and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. Onch having gone active, the output will remain valid until CAS is taken to the precharge (logic 1) state, whether or not RAS goes into precharge.

If the cycle in progress is an "early-write" cycle (WRITE active before CAS goes active), then the output pin will maintain the high impedance state throughout the entire cycle. Note that with this type of output configuration, the user is given full control of the DOUT pin simply by controlling the placement of WRITE command during a write cycle, and the pulse width of the Column Address Strobe during read operations. Note also that even though data is not latched at the output, data can remain valid from access time until the beginning of a subsequent cycle without paying any penalty in overall memory cycle time (stretching the cycle).

This type of output operation results in some very significant system implications.

Common I/O Operation — If all write operations are handled in the "early write" mode, then DIN can be connected directly to DOUT for a common I/O data bus.

Data Output Control - DOUT will remain valid during a read cycle from tCAC until CAS goes back to a high level (precharge), allowing data to be valid from one cycle up until a new memory cycle begins

with no penalty in cycle time. This also makes the RAS/CAS clock timing relationship very flexible.

Two Methods of Chip Selection — Since DOUT is not latched, CAS is not required to turn off the outputs of unselected memory devices in a matrix. This means that both CAS and/or RAS can be decoded for chip selection. If both RAS and CAS are decoded, then a two dimensional (X,Y) chip select array can be realized.

Extended Page Boundary — Page-mode operation allows for successive memory cycles at multiple column locations of the same row address. By decoding CAS as a page cycle select signal, the page boundary can be extended beyond the 128 column locations in a single chip. (See page-mode operation).

### **OUTPUT INTERFACE CHARACTERISTICS**

The three state data output buffer presents the data output pin with a low impedance to VCC for a logic 1 and a low impedance to VSS for a logic 0. The effective resistance to VCC (logic 1 state) is 420  $\Omega$  maximum and 135 $\Omega$  typically. The resistance to VSS (logic 0 state) is 95  $\Omega$  maximum and 35  $\Omega$  typically. The separate VCC pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During battery standby operation, the VCC pin may have power removed without affecting the MK 4332 refresh operation. This allows all system logic except the RAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

### PAGE MODE OPERATION

The "Page Mode" feature of the MK 4332 allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the RAS signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "page-mode" of operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times.

The page boundary of a single MK 4116 is limited to the 128 column locations determined by all combinations of the 7 column address bits. However, the page boundary of the MK4332 can be extended by using CAS rather than RAS as the chip select signal. RAS is applied to all devices to latch the row address into each device and then CAS is decoded and serves as a page cycle select signal. Only those devices which receive both RAS and CAS signals will execute a read or write cycle.

### REFRESH

Refresh of the MK4116 is accomplished by performing a memory cycle at each of the 128 row addresses within each 2 millisecond time interval. Each MK4116 in the MK4332 Assembly must receive all 128 refresh cycles within the 2ms time interval in order to completely refresh all 32,768 memory cells.

Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-only" cycles. RAS-only refresh resuls in a substantial reduction in operating power. This reduction in power is reflected in the IDD3 specification.


### POWER CONSIDERATIONS

Most of the circuitry used in the MK 4332 is dynamicand most of the power drawn is the result of an address strobe edge. Consequently, the dynamicanter than active duty cycle (refer to the MK 4116 current waveforms in figure 5). This current characteristic of the MK 4332 precludes inadvertent burn out of the device in the event that the clock inputs become shorted to ground due to system malfunction.

Although no particular power supply noise restriction. exists other than the supply voltages remain within the specified tolerance limits, adequate decoupling should be provided to suppress high frequency noise resulting from the transient current of the device. This insures optimum system performance and reliability. Bulk capacitance requirements are minimal since the MK 4332 draws very little steady state (DC) current.

In system applications requiring lower power dissipation the operating frequency (cycle rate) of the MK 4332 can be reduced and the (guaranteed maximum) average power dissipation of the device will be lowered in accordance with the IDD1 (max) spec limit curve illustrated in figure 2. NOTE: The MK 4332 family is guaranteed to have a maximum IDD1 requirement of 36.5mA @ 375ns cycle with an ambient temperature range from 0° to 70° C. A lower operating frequency, for example 1 microsecond cycle, results in a reduced maximum IDD1 requirement of under 20mA with an ambient temperature range from 0° to 70° C.

NOTE: Additional power supply tolerance has been included on the VBB supply to allow direct interface capability with both -5V systems -5.2V ECL systems.



Although RAS and/or CAS can be decoded and used as a chip select signal for the MK 4116, overall system power is minimized if the Row Address Strobe (RAS) is used for this purpose. All unselected devices (those which do not receive a RAS) will remain in a low power (standby) mode regardless of the state of CAS.

### **POWER UP**


The MK 4332 requires no particular power supply sequencing so long as the Absolute Maximum Rating Conditions are observed. However, in order to insure compliance with the Absolute Maximum Ratings, MOSTEK recommends sequencing of power supplies

such that VBB is applied first and removed las VBB should never be more positive than VSS whe power is applied to VDD.


Under system failure conditions in which one or more supplies exceed the specified limits significant additional margin against catastrophic device failure may be achieved by forcing RAS and CAS to the inactivatate (high level).

After power is applied to the device, the MK 433 requires several cycles before proper device operation is achieved. Any 8 cycles which perform refres are adequate for this purpose. Each MK 4116 devicements receive the 8 initialization cycles.

# PRE-RELEASE VERSUUM



# PRÉ-RELEASE VERSION



**NEC Microcomputers, Inc.** 

NEC **µPD4164-1** µPD4164-2

### 65.536 x 1 BIT RANDOM ACCESS MEMORY

DESCRIPTION

The NEC µPD4164 is a 65,536 words by 1 bit Dynamic N-Channel MOS RAM designed to operate from a single +5V power supply. The negative-voltage substrate bias is internally generated - its operation is both automatic and transparent.

The µPD4164 utilizes a double-poly-layer N-channel silicon gate process which provides high storage cell density, high performance and high reliability.

The µPD4164 uses a single transistor dynamic storage cell and advanced dynamic circuitry throughout, including the 512 sense amplifiers, which assures that power dissipation is minimized. Refresh characteristics have been chosen to maximize yield (low cost to user) while maintaining compatibility between Dynamic RAM generations.


The µPD4164 three-state output is controlled by CAS, independent of RAS. After a valid read or read-modify-write cycle, data is held on the output by holding CAS low. The data out pin is returned to the high impedance state by returning CAS to a high state. The µPD4164 hidden refresh feature allows CAS to be held low to maintain output data while RAS is used to execute RAS only refresh cycles.

Refreshing is accomplished by performing RAS only refresh cycles, hidden refresh cycles, or normal read or write cycles on the 128 address combinations of Ag through As during a 2 ms period.

Multiplexed address inputs permit the  $\mu$ PD4164 to be packaged in the standard 16 pin dual-in-line package. The 16 pin package provides the highest system bit densities and is compatible with widely available automated handling equipment.

- FEATURES High Memory Density
  - Multiplexed Address Inputs
  - Single +5V Supply
  - On Chip Substrate Bias Generator
  - Access Time: µPD4164-1 250 ns μPD4164-2 - 200 ns  $\mu$ PD4164-3 - 150 ns
  - Read, Write Cycle Time: µPD4164-1 410 ns μPD4164-2 - 335 ns μPD4164-3 - 270 ns
  - Low Power Dissipation: 250 mW (Active); 28 mW (Standby)
  - Non-Latched Output is Three-State, TTL Compatible
  - Read, Write, Read-Write; Read-Modify-Write, RAS Only Refresh, and Page Mode Capability
  - All Inputs TTL Compatible, and Low Input Capacitance
  - 128 Refresh Cycles (Aq-A6 Pins for Refresh Address)
  - CAS Controlled Output Allows Hidden Refresh
  - Available in Both Ceramic and Plastic 16 Pin Packages

### PIN CONFIGURATION



### PIN NAMES

A0-A7	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DIN	Data Input
DOUT	Data Output
VCC	Power Supply (+5V)
VSS	Graund
NC	No Connection

## µPD4164

(Plastic Package) . . . . . . . . . . . - 55°C to +125°C Supply Voltages On Any Pin Except VCC . . . . . . . . . . . . . -1 to +7 Volts ① 

Note: 1 Relative to VSS

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*Ta = 25\*C

Ta = 0° to 70°C 1 : VCC = +5V ± 10%; VSS = 0V

DC CHARACTERISTICS

10 10 70 0 0 7 00		LIMITS				TEST	
PARAMETER	SYR	ABOL	MIN	TYP	MAX	UNIT	CONDITIONS
PARAMETER		cc	4.5	5.0	5.5	<u> </u>	
Supply Voltage		ss	0	0	0	<u> </u>	All Voltages
High Level Input Voltage. (RAS, CAS, WE)		VIHC			5.5	<u> </u>	Referenced to VSS
High Level Input Voltage, All Inputs Except RAS, CAS, WE	V	/IH	2.4		5.5	V	
Low Level Input Voltage, All Inputs	,	VIL	-2.0		0.8	<u> </u>	
Operating Current		#P04164-1			45	1	
Average Power Supply		μPD4164-2			50	mA	2
perating Current	ICCI	μPD4164-3			60		
tRC = tRC (Min.) Standby Current Power Supply Standby Current (RAS = VIHC-	Icc2				5.0	mA	
DOUT = Hi-Impedance) Refresh Current	Icc3	μPD4164-	1		35		
Average Power Supply Current,					40	mA.	2
Refresh Mode: RAS Cycling, CAS = VIHC		µ₽D4164-	+	1	45	]	
TRC * TRC (Min.) Page Mode Current	+	µP04164-	1	1	35		
Average Power Supply Current	loca	μPD4164-			40	☐ mA	2
Page Mode Operation RAS = VIL; CAS Cycling	1 30	uPD4164	-	+	45	7	
tpc = tpc (Min.) Input Leakage Current Any Input VIN = 0 to +5.5 Volts, All Other Pins Not Under Test = 0V		1(L)	-1	0	10	μА	
Output Leskage Current DOUT is Disabled, VOUT = 0 to +5.5 Volts		<sup>1</sup> 0(L)	-1	•	10		
Output Levels High Level Output		VOH	2	4	٧c	c v	
Voltage (IOUT = 5 mA) Low Level Output Voltage (IOUT = 4.2 mA)		VOL		0	0.		



Notes: 1  $T_a$  is specified here for operation at frequencies to  $t_{RC} \ge t_{RC}$  (min). Operation at higher cycle rates with reduced ambient temperatures and high power dissipation is

permissible, however, provided AC operating parameters are met.

[2] ICC1, ICC3 and ICC4 depend on output loading and cycle rates. Specified rates are

obtained with the output open.

## μPD4164

### AC CHARACTERISTICS


Ta + of to +70"C 10; VCC + +5V : 10%; VSE - 0V 1 1

	l		LIMITE					1	1	
		,./O	11641	<b>JP04</b>	164-2	-/0	164J	1	TEST	
PARAMETER	SYMBOL	ми	MAX	Maries	MAX	MIN	MAX	UNIT	CONDITION	
Random Rand or Write Cycle Time	<b>THC</b>	410		336		279		~	Ð	
Rase Write Cycle Time	IRWC	*45		336		270		~	•	
Page Made Cycle Time	tec	27%		225		170		~		
Asses Time from RAS	TRAC	l	250		200		150	~	<b>6</b>	
Access Time from CAS	(CAC		166		135		100	•	<b>O</b>	
Output Buffer Turn-QH Delay	<b>VOFF</b>	۰	•	•	**	۰	40	•	•	
Transition Time (Riss and Full)	17	3	20	,	•	3	10	-	•	
AAS Procharge Time	tep	150	L	120		100		~		
FAS Avine Windsh	TRAS	250	10,000	200	10,000	150	10,000	~		
RAS Hold Time	IRSH	166		136		100		-		
CAE Pulse Wildtin	CAS	105	10,000	139	10,000	100	10,000	~		
CAE Hold Time	<sup>1</sup> CSH	250		200		150		-		
RAS to CAS Other Time	TRCD	36	*	30	•	25	30	~	0	
CAS to RAS Procharge Time	CRP	•		•		0		~	<u> </u>	
CAS Precharge Time	CPN	35		30		75		~		
CAS Presharge Time (Far Page Made Cyste Only)	Ö	100		80		•		•		
RAE Prostarys CAS Hard Time	'RPC	•		•		۰		~		
Rose Address Set-Up Time	TASR	•		۰		•		~		
Row Address Hold Time	HARP	25		20		15		<b>~</b>		
Column Address Sm-Up Time	IASC	۰		٠		•		7		
Calumn Address Held Time	1CAH	76		14		45		~		
Column Address Hold Time References to RAS	TAF	100		120		74		7		
Rest Command Set-Up Time	'ACS	۰		•		•		~		
Read Command Hold Time Referenced to RAS	'RRH	30		ж		20		~	0	
Read Comment Head Time	(MCH	0		۰		۰		~	0	
Write Command Hold Time	WCH	75		545		45		~		
Write Command Hold Time Referenced to RAS	·WCR	160		120		96		~		
Write Command Fulse Width	7665	76		94		44		A4 .		
Write Command to RAS Lead Time	TRIVE	100		*		46		~		
Write Commercial to CAS Least Time	CWL	100		96		**		~		
Downto Sec-Up Time	105	0		•		٠		~	0	
Data-In Head Time	HQ1	75		**		**		•	9	
Desc-in Heid Time References to RAS	1DMB	160		120		**				
Refresh Ferred	IREF		2		2		2	-		
WRITE Command Set-Up Time	*wcs	-20		-20		-26		7	G	
CAE IS WRITE DOWN	CMO	116				60		~	O O	
AAS to WAITE Dolor	COMPI	200		146		110		3	(3	











- An initial paum of 100 ps is required effor paumous indicated by any 2 RAX cycles below proper divice aperents is adhlered.
- AC resourcements assume ty 5 no
- Visic (man) or VIN imin) and VIL (max) are reference levels for measuring siming of input signals. Also, transitional similar are measured to trush VIsic or VIN and VIL.
- the full temperature range (0° C < T $_2$  < 70° C) is entured.

  (D) Attempt that take 6 takes (mark) If takes a proper than the property of the control of the control of takes (mark).
- Administrating of the Action o
- Amunia that IRCD > IRCD Imes
- 100 pf
- \*\* Topic limins define the time at which the author ashippes the open circuit condition and is not referenced to author adhapt levels.
- Opportunities the topic (mail limit ansures that topic (mail ain to met, topic limit) is specified as a reference
- These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write at real-material and received and the residence of the control of the cycles.
- Q NGCS. (CNO) and tipping are instructive operations parameters in read-write and need-mostly-write cycles only. If taping, finally, the cycle is on early error cycle and the data durant military in any cycle is need-write and the data as seen and content data read-write and the data as seen and content data read-write and the data as seen and content data read-write and the data as seen and content data read-write and as as any seed content data read-write and the data as as follows:
  CAX gains about 10 Year) of instructions consistent and the condition of the data set follows:
- G Either tigger or tigger must be secreted for a real cycle








## µ₽D4164

Ta = 0° to +70°C; VCC = +5V + 10%; VSS = 0V

PARAMETER			LIMITS			TEST
	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance (Ao-A7), DIN	Cli		5	6	pF	
Input Capacitance RAS, CAS, WRITE	CI2			10	pF	ļ
Output Capacitance	Co			7	pF	

### CAPACITANCE

PACKAGE OUTLINES μPD4164C



### Plastic

ITEM	MILLIMETERS	INCHES
	19 4 MAE .	0 76 MAE
•	0.83	003
<u> </u>	2 54	010
0	0.5	0 07
E	17.78	0 70
,	1.3	0041
G	3 24 mm	0 10 10
*	Q.5 MIN	0 07 WIM
1	4 GS MAX	DIE WAX
	4 SS MAX	O 10 MAX
K	742	0 10
	8.4	0.7%
	0.25	0.01



μPD4164D

### Cerami

ITEM	MILLIMETERS	INCHES
A	ZAMAZ	O 01 MAR
1	1.26	0 04
¢	2.64	418
•	0.5	0 92
	17.70	0.70
•	1.3	0 061
•	25 mm	8 14 MINL
H	Q.S.MINL	2 07 MIRL
i	4.6 MAX	0 18 MAR
7	E1 MAX	C 20 MAX
5	7.6	0.20
	7.3	0.20
	6.27	0.01

4164DS-9-80-CAT

### **Pidirectional Transceiver**

### General Description

The DP7304B/DP8304B are 8-bit TRI-STATE® Schottky transceivers. They provide bidirectional drive for busoriented microprocessor and digital communications systems. Straight through bidirectional transcaivers are featured, with 16 mA drive capability on the A ports and 48 mA bus drive capability on the B ports. PNP inputs are incorporated to reduce input loading.


Transmit/Receive inputs determine the direction of logic signals through the bidirectional transceiver. The Chip Disable input disables both A and B ports by placing them in a TRI-STATE condition.

The output high voltage ( $V_{OH}$ ) is specified at  $V_{CC}$  - 1.15 Vminimum to allow Interfacing with MOS, CMOS, TTL, ROM, RAM, or microprocessors.

### **Features**

- 8 Bit Bidirectional Data Flow Reduced System Package Count
- Bidirectional TRI-STATE Inputs/Outputs Interface with Bus-Oriented Systems
- PNP Inputs Reduce Input-Loading
- Output High Voltage Interfaces with TTL, MOS, and CMOS
- 48 mA/300 pF Bus Drive Capability \*
- Pinouts Simplify System Interconnections
- Transmit/Receive and Chip Disable Simplify Control
- Compact 20-Pin Dual-In-Line Package
- Low ICC Power (8 mA per bidirectional bit)

### Logic and Connection Diagrams



See NS Package J20A or N20A

### Logic Table

	1	nputs	Resulting Conditions				
	Chip Disable	Transmit/Receive	A Port	B Port			
•	0	0 0		IN			
	0	1.	IN	OUT			
	1	×	TRI-STATE	TRI-STATE			

X = Don't Care

ENGINEERING RELEASE.
This revision supersedes all previous versions.
Please destroy all ald copies.
NOTICE OF PROPRIETARY PROPERTY
The information contained herein is the proprietary property of Apple Computer, Inc.
The possessor agrees to the following:
(1) To maintain this document in confidence.
(1) Not to reproduce or copy it.
(111) Not to reveal or publish it in whole or pail ENGINEERING RELEASE.

P/N 315-8304-00 ECO\_449 DATE 6/80 INITIATED BY تحز APPROVED BY **RELEASED BY** 

SHEET / OF 4

### Apple ][ / ][-Plus Level II Service Manual -- 1981 -- DigiBarn Computer Museum -- Apple Computer, Inc.

Absolute Maximum Ratin	Recommended Operating Conditions				
Supply Voltage Input Voltage Output Voltage Storage Temperature Lead Temperature (soldering, 10 seco	7 V 5.5 V 5.5 V -65°C to +150°C nds) 300°C	Supply Voltage (VCC) DF73048 DP8304B	Min 4.5 4.75	Max 5.5 5.25	Units V V
Power Dissipation Cavity Package (J) Molded Package (N)	730 mW at 125°C 600 mW at 70°C	Temperature (TA) DP7304B DP8304B	-55 0	125 70	*c

### Electrical Characteristics (Notes 2 and 3)

	Parameter	Condition	Min	Тур	Max	Unit	
A Port (A	0-A7)						
VIH Logical "1" Input Voltage		CD = 0.8V, T/R = 2.0V	2.0			٧	
VIL	Logical "0" Input Voltage	CD = 0.8V, T/R = 2.0V DP8304B				0.8	٧
			DP7304B			0.7	٧
Vон	Logical "1" Output Voltage	CD = 0.8V, T/A = 0.8V	10H = -0.4 mA	V <sub>CC</sub> -1.15	V <sub>CC</sub> -0.7		٧
			1 <sub>OH</sub> = -3 mA	2.7	3.95		٧
VOL Logical "0" Output Voltage CD = T/R = 0.8V I		CD = T/R = 0.8V IOL	16 mA (8304B)		0.35	0.5	>
		lor.	8 mA (both)		0.3	· 0.4	٧
los	Output Short Circuit Current	CD = 0.8V, T/R = 0.8V V <sub>CC</sub> = max, Note 4	-10	-38	-75	mA	
I <sub>IH</sub>	Logical "1" Input Current	CD = 0.8V, T/R = 2.0V	, V <sub>IH</sub> = 2.7V		0.1	80	μΑ
11	Input Current at Maximum Input Voltage	CD = 2.0V, V <sub>CC</sub> = max			1	. mA	
I <sub>IL</sub>	Logical "0" Input Current	CD = 0.8V, T/R = 2.0V	, VIL = 0.4 V		-70	-200	μА
VCLAMP	Input Clamp Voltage	CD = 2.0V, IIN = -12 m	A		-0.7	-1.5	>
lop	Output/input	CD = 2.0V	VIN = 0.4 V			-200	μΑ
	TRI-STATE Current -		VIN = 4.0V			80	μА
B Port (B	O-B7)						
VIH	Logical "1" Input Voltage	CD = 0.8V, T/R = 0.8V	. 2.0			>	
VIL	Logical "0" Input Voltage	CD = 0.8V, T/R = 0.8V	DP8304B		,	0.8	>
		•	DP7304B ·	•		0.7	٧
Voн	Logical "1" Output Voltage	. CD = 0.8V, T/R = 2.0V	IOH = -0.4 mA	V <sub>CC</sub> -1.15	V <sub>CC</sub> -0.8		V
••	•		IOH = -5 mA	2.7	3.9		٧
		•	IOH = -10 mA	2.4	3.6		٧
VOL	Logical "0" Output Voltage	CD = 0.8V, T/R = 2.0V	IOL = 20 mA	,	0.3	0.4	٧
			IOL = 48 mA		0.4	0.5	٧
tos	Output Short Circuit Current	CD = 0.8V, T/R = 2.0V VCC = max, Note 4	, v <sub>O</sub> = 0v,	-25	-50	-150	mA
ЧН	Logical "1" Input Current	CD = 0.8V, T/R = 0.8V	, V <sub>IH</sub> = 2.7V		0.1	80	μА
11	Input Current at Maximum Input Voltage	CD = 2.0V, V <sub>CC</sub> = max	, V <sub>IH</sub> = 5.25V			1.	mΑ
IIL	Logical "0" Input Current	CD - 0.8V, T/Ā - 0.8V	, VIC = 0.4V		-70	-200	μА
VCLAMP	Input Clamp Voltage	CD = 2.0V, IIN = -12 m	nA :		-0.7	-1.5	٧
lop	Output/Input	CD = 2.0V	VIN - 0.4V			-200	μА
	TRI-STATE Current		VIN - 4.0V			+200	μΑ



315-8304-00 SHT 2

	Parameter	Co	Min	T -	<del></del>		
Contro	ol Inputs CD, T/R			Min	Түр	Max	Unit
VIH	Logical "1" Input Voltage			2.0	T		
VIL	Logical "0" Input Voltage			2.0	<del></del>		V
1 <sub>1H</sub>	Logical "1" Input Current	V <sub>IH</sub> = 2.7 V			<del>  </del>	0.8	V
l <sub>l</sub>	Input Current at	VCC = max, V <sub>IH</sub> = 5.25V			0.5	20	μΑ
	Maximum Input Voltage					1.0	mA
IIL	Logical "D" Input Current	VIL = 0.4V	T/Ñ	<del></del>	-0,1	1	
					<del></del>	-0.25	mA
VCLAMP Input Clamp Voltage		CD			-0.25	-0.5	mA
	Supply Current	IIN = -12 mA			-0.8	-1.5	٧
				•			
lcc	Power Supply Current	CD = 2.0V, VIN =		60	100	mA	
		CD = VINA = 0.4 V		80	120		

## Switching Characteristics VCC = 5 V, TA = 25°C

	Parameter	Conditions	Min	Тур	Max	Units
A Port D	ata/Mode Specifications		٠	1 17	1	10
<sup>t</sup> PDHLA	Propagation Delay to a Logical "0" from B Port to A Port	CD = 0.4 V, T/R = 0.4 V (figure A), R1 = 1k, R2 = 5k, C1 = 30 pF	,	14	. 18	ns
<sup>t</sup> PDLHA	Propagation Delay to a Logical "1" from B Port to A Port	CD = 0.4V, T/R = 0.4V (figure A) R1 = 1k, R2 = 5k, C1 = 30 pF		13	18	ns
<sup>t</sup> PLZA	Propagation Delay from a Logical "0" to TRI-STATE from CD to A Port	B0 to B7 = 0.4 V, T/R = 0.4 V (figure C) S3 = 1, R5 = 1k, C4 = 15 pF		11	15	ns
<sup>†</sup> PHZA	Propagation Delay from a Logical "1" to TRI-STATE from CD to A Port	B0 to B7 = 2.4 V, T/R = 0.4 V (figure C) S3 = 0, R5 = 1k, C4 = 15 pF		8	15	ņs
<sup>t</sup> PZLA	Propagation Delay from TRI-STATE to a Logical "0" from CD to A Port	B0 to B7 = 0.4 V, T/R = 0.4 V (figure C) S3 = 1, R5 = 1k, C4 = 30 pF		27	35	ns
<sup>t</sup> PZHĄ	Propagation Delay from TRI-STATE to a Logical "1" from CD to A Port	B0 to B7 = 2.4V, T/R = 0.4V (figure C) S3 = 0, R5 = 5k, C4 = 30 pF		19	25	ns
B Port Da	ta/Mode Specifications .		L	1		
ሞDHLB ·	Propagation Delay to a Logical "0" from A Port to B Port	CD = 0.4V, T/R = 2.4V (figure A) R1 = $100 \Omega$ , R2 = 1k, C1 = $300  \text{pF}$ R1 = $667 \Omega$ , R2 = 5k, C1 = $45  \text{pF}$		18	23	ns :
	Propagation Delay to a Logical "1" from A Port to B Port	CD = 0.4V, T/R = 2.4V (figure A) R1 = 100 Ω, R2 = 11k, C1 = 300 pF R1 = 667 Ω, R2 = 5k, C1 = 45 pF		16 11	23	ns ns
PLZB	Propagation Delay from a Logical "0" to TRI-STATE from CD to B Port	A0 to A7 = 0.4V, T/R = 2.4V (figure C) S3 = 1, R5 = 1k, C4 = 15 pF		13	18	ns
PHZB	Propagation Delay from a Logical "1" to TRI-STATE from CD to B Port	A0 to A7 = 2.4 V, T/R = 2.4 V (figure C) S3 = 0, R5 = 1k, C4 = 15 pF		8	15	ns.
PZLB	Propagation Delay from TRI-STATE to a Logical "0" from CD to B Port	A0 to A7 = 0.4 V, T/R = 2.4 V (figure C) S3 = 1, R5 = $100 \Omega$ , C4 = $300 \text{ pF}$ S3 = 1, R5 = $667 \Omega$ , C4 = $45 \text{ pF}$		32	\40 22	ns ns
ZHB I	Propagation Delay from TRI-STATE to a Logical "1" from CD to B Port	A0 to A7 = 2.4V, T/R = 2.4V (figure C) S3 = 0, R5 = 1k, C4 = 300 pF S3 = 0, R5 = 5k, C4 = 45 pF			35	ns ns

### Switching Characteristics (cont'd.) VCC-5V, TA-25°C


	Parameter	Conditions	Min	Тур	Max	Units		
Transmit/Receive Mode Specifications								
<sup>t</sup> PHZR	Propagation Delay from a Logical "1" to TRI-STATE from T/R to A Port	CD = 0.4V (figure B) S1 = 1, R4 = 100 Ω, C3 = 300 pF S2 = 0, R3 = 1k, C2 = 15 pF		7	12	ns		
<sup>t</sup> PLZR	Propagation Delay from a Logical "0" to TRI-STATE from T/R to A Port	CD = 0.4 V (figure B) S1 = 0, R4 = 1k, C3 = 300 pF S2 = 1, R3 = 1k, C2 = 15 pF		<b>, 10</b>	14	ns		
<sup>t</sup> PHZT	Propagation Delay from a Logical "1" to TRI-STATE from T/R to B Port	CD = 0.4 V (figure B) S1 = 0, R4 = 1k, C3 = 15 pF S2 = 1, R3 = 5k, C2 = 30 pF		16	22	ns - ,		
<sup>†</sup> PLZT	Propagation Delay from a Logical "0" to TRI-STATE from T/R to B Port	CD = 0.4 V (figure B) S1 = 1, R4 = 1k, C3 = 15 pF S2 = 0, R3 = 1k, C2 = 30 pF		17		ns		
<sup>t</sup> PR <b>L</b>	Propagation Delay from Transmit Mode to a Logical "0," T/R to A Port	PRL = PHZT + PDHLA		25	40	ns		
<sup>†</sup> РЯН	Propagation Delay from Transmit Mode to a Logical "1," T/R to A Port	tPRH = tPLZT + tPDLHA		30	40	ns		
<sup>t</sup> PTL	Propagation Delay from Receive Mode to a Logical "O," T/R to B Port	TPTL = TPHZR + TPDHLB		25	35	ns		
<sup>t</sup> PTH	Propagation Delay from Receive Mode to a Logical "1," T/R to B Port	TPTH = TPLZR + TPDLHB		26	35	ns		

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified, min/max limits apply across the supply and temperature range listed in the table of Recommended Operating Conditions. All typical values given are for VCC = 5V and T<sub>A</sub> = 25°C.


Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.

Note 4: Only one output at a time should be shorted.



20-Lead Molded DIP (N)





### CUSTOM CODING INFORMATION

The custom coding information for the Keyboard Encoder ROM should be transmitted in the form of 80 column punched cards. Each ROM pattern requires 92 cards (1 title card, 1 circuit option card and 90 ROM pattern cards). (See Note 1)

If it is not possible to supply punched cards, then the Truth Table should be completed (See Note 1). However, there would be a substantial savings in both the coding charge and turn-around time if punched cards were used. Upon receipt of the punched cards or the Truth Table, vendor will prepare a computer-generated Truth Table which will be returned to the used for verification.

OPTIONS USED: Pins 1, 2, & 3 External Clock Pin 4 AKO

PART IDENTIFICATION

Part shall be marked with part number and revision.

VERSION ion.

apple computer inc.

SIZE DRAWING NUMBER
A 331-0931-B

SCALE: N.A. SHEET 3 OF



### **ELECTRICAL CHARACTERISTICS**

Characteristics	8ym	Min	Typ"	Mex	Units	Conditions
Clock Frequency	1	10	50	100	kHz	See Block diagram footnote' for typical R-C values
External Clock Width		7	_	_	μS	Tor typical H-C values
Data & Clock Input		· ·	1	1		
(Shift, Control,	i		ŀ	Į.		
Complement Control,	1	1	1	ł		
Lockout/Rollover,			l	1	l	
Chip Enable	1	ł		1		
& External Clock)		İ	i	1		
Logic "0" Level	V <sub>I</sub>	Viz.	-	+0.8	V	
Logic "1" Level	V.,	V 1.5	l -	V. +03	V	
Shift & Control Input	1.		1	1		
Current	l.u	75	95	120	μA	V. = +5V
X Output (X <sub>0</sub> -X <sub>6</sub> )	1			1		
Logic "1" Output Current	la:	40	170	400	μA	V.,. , = V., (See Note 2)
		600	1300	2500	μA	V.,, = V., -1 3V
		900	1600	3500	μA	V = V 2 0V
	1	1500	3800	6000	μA	V.,, , = V., -5V
Leave "O" Outside Comment	1 .	3000	6000	10000	μA	V:u : = V:10V
Logic "0" Output Current	110	6	15	50	μA	V <sub>OF 1</sub> = V <sub>O</sub>
		6	11	35	μA	V <sub>cri.1</sub> = V <sub>cri</sub> = 1.3V
	1 1	5	10	30	μA	Vor.1 = Vo2.0V
	1	2	5 0.5	15	μA	V.,, = V., -5V
Wilmond IV W 1		_	0.5	5	۸بیر	V <sub>181.1</sub> = V <sub>17</sub> -10V
Y Input (Y <sub>0</sub> -Y <sub>0</sub> ) Trip Level	1			1		
Hysteresis	V,	V., -5	V., -3	V.,-2	٧	Y Input Going Positive (See Note 2)
Selected Y Input Current	7^/	0.5	0.9	14	V	(See Note 1)
Selected 1 Input Current	'``	16 14	36	100	µA.	Vic = Vci
			28	90	μA	$V_{iN} = V_{i,i} - 1.3V$
		13 6	25 12	80	uA.	V <sub>IN</sub> = V <sub>IA</sub> -2.0V
	1 1	-	12	60 30	μA	V <sub>IN</sub> = V <sub>II</sub> -5V
Unselected Y Input Current	150	9	18	50	μ <b>A</b>	V <sub>IN</sub> = V <sub>II</sub> = 10V V <sub>IN</sub> = V <sub>II</sub>
Onserved to import Content	1 " 1	, ,	14	45	μΑ Αμ	V <sub>I</sub> = V <sub>I</sub> -1.3V
		6	13	40	"A	V <sub>IS</sub> = V <sub>II</sub> - 2.0V
		3	6	30	"A	Vix = Vix -5V
	1 1	_	0.5	15	Ā	Vis = Vii - 10V
Input Capacitance	Cr.	_	3	10	pF	
X-Y Precharge	"	_	, ,	ן יי ן	P*	at 0V (All Inputs)
Characteristics	عوا	****				
Characteristics	•	1500 200	3500 600	5000	μA	V = V.,
Switch Characteristics	1 1	200	•••	1500	A <sub>M</sub>	V = V5 (See Note 2)
Minimum Switch Closure	1 1			1 1		
Contact Closure	-	-	-	1 - 1	-	See Timing Diagram
Resistance	Z.,			300		
Hesistance	2	1 × 10'	_	300	Ω	
Strobe Delay		1 ~ 10	_	1 - 1	**	
Trip Level (Pin 31)	1 1			1 1		
Hysteresis	740 V4)	V., -4	V., -3	A''-5	v	
Quiescent Voltage (Pin 31)	*4.	0.5 -3	0.9 -5	14	V	(See Note 1)
• • •	1 1	-3	-5	"	• 1	With Internal Switched Resistor
Data Output (81-810), Any Key Down Output,				[ ]	)	
Data Ready					ļ	
Look "0"	_			ا ا	1	
Logic "1"	-	,	_	0.4	v I	L <sub>4</sub> = 1.6m A
cogic 1	-	V.,-1 V.,-2	-	-	y I	L <sub>m</sub> = 1 0m A
	-	V2	_	-	٧	L <sub>m</sub> = 2.2m A
Power		İ				
<b>i.</b> .	-	-	8	12	mA	V., = +5V
lea.		- 1	8	12	mA	V = - 12V

<sup>&</sup>quot;Typical values are at +25°C and nominal voltages

NOTE

I Hysteresis is defined as the amount of return required to unlatch an input
Precharge of X outputs and Y inputs occurs during each scanned clock cycle



DRAWING NUMBER SIZE A 331-0931-B

SCALE:

SHEET 4 OF 9



### **OPERATION**

The. Encoder contains (see Block Diagram), a 3600 bit ROM. 9-stage and 10-stage ring counters, a 10-bit comparator, timing circuitry, a 90-bit memory to store the location of encoded keys for n key rollover operation, an externally controllable delay network for eliminating the effect of contact bounce, an output data buffer, and TTL/DTL/MOS compatible output drivers.

The ROM portion of the chip is a 360 by 10 bit memory arranged into four 90-word by 10-bit groups. The appropriate levels on the Shift and Control Inputs selects one of the four 90-word groups, the 90-individual word locations are addressed by the two ring counters. Thus, the ROM address is formed by combining the Shift and Control Inputs with the two ring counters.

The external outputs of the 9-stage ring counter and the external inputs to the 10-bit comparator are wired to the keyboard to form an X-Y matrix with the 90-keyboard switches as the crosspoints. In the standby condition, when no key is depressed, the two ring counters are clocked and sequentially address the ROM, thereby scanning the key switches for key closures.

When a key is depressed, a single path is completed between one output of the 9-stage ring counter (X0 thru X8) and one input of the 10-bit comparator  $(Y_0-Y_0)$ . After a number of clock cycles, a condition will occur where a level on the selected path to the comparator matches a level on the corresponding comparator input from the 10-stage ring counter.

### N KEY ROLLOVER

— When a match occurs, and the key has not been encoded, the switch bounce delay network is enabled. If the key is still de-


pressed at the end of the selected delay time, the code for the depressed key is transferred to the output data buffer. the data ready signal appears, a one is stored in the encoded key memory and the scan sequence is resumed. If a match occurs at another key location, the sequence is repeated thus encoding the next key. If the match occurs for an already encoded key, the match is not recognized. The code of the last key encoded remains in the output data buffer.

### N KEY LOCKOUT

— When a match occurs, the delay network is enabled. If the key is still depressed at the end of the selected delay time, the code for the depressed key is transferred to the output data buffer, the data ready signal appears and the remaining keys are locked out by halting the scan sequence. The scan sequence is resumed upon key release. The output data buffer stores the code of the last key encoded.

### **SPECIAL PATTERNS**

— Since the selected coding of each key and all the options are defined during the manufacture of the chip, the coding and options can be changed to fit any particular application of the keyboard. Up to 360 codes of up to 10 bits can be programmed into the Encoder ROM covering most popular codes such as ASCII, EBCDIC, Selectric, etc., as well as many specialized codes. The ASCII code in conjunction with internal oscillator 10 data outputs and any key down output, is available as a standard pattern (See Figure 2).



٧.	•
•	,

YMBOL	<u>.</u>	MO	<del></del>		SYMBOL	·	MO		
	<u> </u>		C	sc sc	1	N	8	С	sc_
•		21 78 10 78	l	E1 Y2	SO=-			20 79	25 YO 20 YS
•		10 17	i .		51 z		<b>,</b>	21 19	24 70 51 79
•		25 *3		17 17		24 74	24 14	34 74	84 74 16 70
t		27 Y3	į.	#3 *7	101		1	1	24 **
٥		17 77	1	36 Y)	1 140		1		=3 **
•		17 *1	1	#5 Y?	AC*			£7 10	E? V: E? VO
•		E3 Y7	ı	E6 17	M i		1	23 76	#6 V1 #3 VQ
c		34 Y?	i	E7 Y7	l es i				E) *4
-	10 75	80 75 85 77	80 Y5	ED 75	m1	10 74	20 14	20 74 20 73	18 79
		1 27 41	I .	- 40 14	11 0 1	E7 76	27 76	27 76	
,		16,77	1	26 v6	v1	13 */	E3 Y7	13+7	*3 * *
•		E7 Y7	1	83 76	11 11 1	27 TG		37 76	27 48
. 1	E2 V6	E7 V6 #8 V7	E7 76	17 76	ll ce	13 75	1375	E3 75 E1 76	# 1 TE
•		87 73	Į.	E3 Y5	ا مو ا	10 77	1	80 17 21 18	#0 47 #1 46
•		26 73	l .	24 75	1 5	21 77	1177	21 7)	21 77
0		28 Y1	1		tot				30 *1
,		26 76	ł	20 YZ 20 Y 3	00		1		85 71
		80 71	I	E1 73	002		1		36 77
		13 71	į.	47 13	00,		1		12 **
		1 1111	1	14 17	oc.		1		*3 *6
			1	85 13	NA.		1		#7 ·0
- 1		10 11	1	86.13	. 574		į l		25.14
: 1		10 73	i	17.73	1 37		1		11.40
•		1171	1	16 15			1		# · ¥C
:			1	10 v2	(Ah	*3 **		1) *4	78.75
		1117	1	25.76	10		1		
:		85 *1	1		SUE		1		*O *C
,		a( +)	1	25 75	E5C		1		17.47
•	10 17	1	10 17		13 1		1		* **
•	15 *)	I	1513	i	CS		1		#? · A
*	17 *3	1	17 73	i	Mrs.	E1 74	E1 74	21 74	
•	17 77	1	17 17	!	15	17 * 7	#2 *7	17 Y)	47
•	#2 T1	1	17 *1		ye	83 +3 24 +9	84 Y9 X3 Y3	84 79 8) 7)	84 15 7 1
' i	#3 *2	1	*1 *7	l	11 ' 1	25 79	E5 79 KO 79	15 19	85 *5
.	14 77	ì	14 17	1	11 1	13 -9	E3 V9 E7 V5 E1 V9	±3 ¥9	#3 *9 #7 *5
.	85 72	i	E5 *7	l		16 79	86 V9 E2 VD	16 19	26 19
.	47 vi	}	27 71	ſ	1 5	27 YS	R7 Y5 #3 Y0	#7 V5	17 *5
	16 12	ł	16 77	ł	11 6 1	. R1 V5	81 Y5 84 YC	21 75	21.45
.	27 17 27 19	4	17 Y7	1	1 . 1	16 76	86 YO 26 YE 27 YE	76 78	96 -E
.	10 72	i	28 Y2		11 7 1	27 75	F3 VB	#7 VS	41 14
.	27 73 21 76	i	1 27.73		- 11	27 79	E7 74 E3 74 SE 75	17 40	47 -9
	16 73 11 76		26 V)	<u> </u>	11 . 1	14 19	24 VB 26 Y7 28 +9	14 18	14 18
	48 71	1	10.1	!	11 . [		85 V6 87 V0 85 V4	25 TB	15.79
	16 16 10 18	1	26 76	I	1 . 1	25 YB	E0 76 85 76 E7 77	#0 Y6	10 16 17 17
		1		l	11 ' 1	10 76	10 13	#8 *3	18 *)
,	10 *1	1	10 *1	ŀ	11 1	10 73	12 74 10 77	17 74	
'	13 11	I	23 71	ł .	-	17 +4			46 * ?
,	21 77	1	E1 Y7	i.	11 . [	EØ 74	11 74	16 14	E\$ *4
٠.	34 11	l .	14 11	l	11 . 1	17 74	1	17 14	
•	86 71	1	26 Y1	I	0	E6 Y7 E8 Y8	28 14	36 Y7 38 TB	47
•	34 Y)	i	34 73	1	11 ' 1	20 TO 20 TO	1	16 40	
•	21 V1	1	21 *1	ì	1) 2 1	81 70 21 79		81 YO	
•	21 73	1	81 1)	1	1 3	E7 76	1	#2 TO	
•	E5 V1	I	25 *1	1	1 • 1	×3 70	1	23 VG	
,	E0 73	1	80 13	1	1 5 1	84 YO	1	24 70	
ι		28 V6 17 V9	1	24 76 28 76	] 6 ]	25 VO 27 VB	1	X5 70	
٠ .		1		E1 VI	11 , 1	14 70 13 78	I	E0 70	
	18 Y6	2176	28 76	28 *1	•	E7 VQ	1	E7 VQ	
		21.79	1	1 27.74		20 70 24 79	1	14 10	
-	34 77 18 77	1	24 77 16 77	24 77	11 1	E5 74	145	E5 74	<b>20</b> 15
i l	83 76	13 16	E) 7%	1	11 1	28 YS 15 YE	1	28 75 25 76	
	84 75	14 75	84 75	1	11 . 1	86 VS	27 VS 26 V5 20 V0	86 75	
'	••••	1	1	26.74	11 . 1	86 74 37 Y7	E7 Y7 E6 Y4 E4 Y7	26 74	
ñ.		I	12 79	12 19	11 1	25 75	85 75 85 70 86 Y7	15 75	
	25 77	25 77	25 T7 30 TS	25 17 20 16	:	34 76	M4 75 87 74	24 76	
خصريا	13 7/	1 27	15 T/ 20 TO	1 -3 */ -0 *3	н	** **		''	

Fig.2 STANDARD Encoder CODE ASSIGNMENTS ASCII CODE

### OPTIONS PROVIDED WITH STANDARD ENCODER

Note 2 Code: 0000011 and 0011111 are not present in the standard. Encoder: pettern.

- Device Marking: Encoder
- Internal Oscillator on Pin Nos. 1, 2, 3.
- Any Key Output on Pin No. 4.
  Any Key Output True (Logic 1) During Key Depression.
- Output Data Bit B10 on Pin No 5.


- N-Key Rollover Only.
- True Outputs Only.
- Pulse Data Ready Signal
- Internal Resistor to V<sub>DD</sub> on Shift/Control Pin
- Plastic Package



SIZE DRAWING NUMBER
A 331-0931-B

SCALE: SHEET 6 .OF 9





Distributed under the Creative Commons License on page 4

Page 0290 of 0367


	Apple ][ / ][-Plus	s Level II Service Manual 1981 DigiBarn Computer Museum Apple Computer, Inc.	
ے ا	~		1
	нех	111E 111D 111B 111B 1113 111B 111B 111B 111B	
	BIBBBBBBB 123456789 SHT/CTR	BS A	
	ASCII	RS GS GS GS GS GS GS GS GS GS GS GS GS GS	
	нех	000000111110000111101111011101	
	BBBBBBBBB 123456789 CONTROL	0 01100000 000000000000000000000000000	
	ASCII	1 3 日	
	HEX /	05E 05D 1BC 1BE 153 0A2 0A1 11B 0A1 1BS 0AB 1BS 0AB 1BS 0AB 1BS 1BS 0AB 1BS 1BS 0AB 1BS 0AB 1BS 1BS 0AB 1BS 0AB 1BS 1BS 1BS 1BS 1BS 1BS 1BS 1BS 1BS 1B	
	BBBBBBBB 123456789 SHIFT	011110100 05E S0 0 001111011 1BE 0 011111011 1BE 0 111111011 1BF / 1 1101010101 153 DC3 1 1000001010 0A2 2 0 1000001010 0A1 1 1 1000001010 0A1 SOH 1 1000001010 0A1 SOH 1 100001011 1B4 4 0 0000011011 1B4 8 0 101010011 1B5 5 1 101010111 1B5 6 0 101011011 1B5 6 0 101111011 1B5 7 1 101111011 1B7 7 1 10111111 1B3 S 1 10111111 1B3 S 1 10111111 1B3 S 1 11011111 1B3 S 1 11011111 1B3 S 1 11011111 1B3 S 1 11011111 1B3 S 1 11101111 1B3 S 1 11101111 1B3 S 1 11101111 1B3 S 1 11101111 1B3 S 1 11101111 1B3 S 1 11101111 1B3 S 1 11101111 1B3 S 1 111011 1B3 S 1 111011 1B3 S 1 111011 1B3 S 1 111011 1B3 S 1 111011 1B3 S 1 1B3 S 1 1B4 S 1 1B4 S 1 1B5 S 1 1B	•
	ASC11	S S S S S S S S S S S S S S S S S S S	
	нех	00E 00AC 00AC 00AC 00AC 00AC 11B1 11B1 11B1 11B2 11B3 00AC 11B3 11B3 11B3 11B3 11B3 11B3 11B3 11B	
	BBBBBBBBB 123456789 NORMAL	100 000 000 000 000 000 000 000 000 000	
	ASCII	RN M M M M M M M M M M M M M M M M M M M	
	XX XX	35 36 37 38 39 40 41 42 42 44 42 44 43 44 43 44 45 66 67 66 67 68 68 69 77 77 77 78 78 88 88 80 80 80 80 80 80 80 80 80 80 80	
		-2	
		MODSION NOTES:	
		SIZE DRAWING NUMBER 331-0931- B  SCALE: SHEET 9 OF 9	
		<u> </u>	
Distribu	ted under the	Creative Commons License on page 4 Page 0291 of 03	367



### APPLE II / APPLE II-PLUS LEVEL II SERVICE REFERENCE MANUAL

#### **Pre-Release Version**

## APPENDIX A 6502 INSTRUCTIONS




# Written by Apple Computer, Inc. • Level II Service Center 1981

( This page is not part of the original service manual )

Distributed under the Creative Commons License on page 4

Page 0292 of 0367



Clear Overflow Fing

Clear Carry Fing


Romo	Operation	Addressing	Assembly	28	:	F Status Reg
Description		e pa M	Ferm	Code	į	N 2 C 1 B V
EOR				L		
Exclusive Or memory	V M P V	Immediate	•	\$	~	:
with accumulator		Zero Page	EOR Oper	<b>:</b>	~ .	
		Absolute		3 \$	٠.	
		Absolute X		3	· ~	
		Absolute Y		ş	e .	
		(Indirect X)	EOR (Oper.X)	= 5	~ ~	
INC.			1			
Increment memory	31.3	Zero Page	INC Does	9	,	/
by one		Zero Page.X	INC Oper X	3.5	۰~	
		Absolute Absolute,X	INC Oper.	##	9.0	
XX						
Increment index X by one	X-1-X	Implied	XNI	=	-	//
INY						
Increment index Y by one	Y-1-Y	Peridu	N.	8	-	~~~~
JMP						
Jump to new location	(PC-2) + PCH	Absolute	JMP Oper	ភិភិ	66	!
JSR						
Jump to new location saving return address	PC-24 (PC-1) - PCL	Absolute	JSR Oper	S	6	
FOA					T	
Load accumulator	V + 1	Immediate	LDA #Oper	8	~	·//
with memory		Zero Page	LDA Oper	2 4	~ `	
		Absolute		3 9	, m	
		Absolute.X		99	-	
		Absolute.Y	-	£ :	<b>.</b>	
		(Inducect), Y	LDA (Oper).Y	Z =	~ ~	
TOX						
Load index X	×	Immediate	-	2	~	>>
with memory		Zero Page	LDX Oper	9 y	~ `	
		Absolute		9 y	٧,	
		Absolute.Y		ž ž	, m	
TOY						
Load index Y	X- X	Immediate	LDY #Oper	ş	~	>>
with memory		Zero Page		₹:	~ ;	
		Absolute		¥	۰.	
	7	Absolute.X	LOY Oper X	2	7	

Name Oescription	Dper ellen	Addressing Mode	Assembly Language Form	Code K	3 t	F Status Rag N 2 C 1 D V
BVS Brach on overflow set	Brace on V-1	Relative	BVS Oper	۶	,	
1				2	•	ł
Clear carry flag	2	Implied	CIC	=	-[	0
CLU Clear decimal mode	0+0	Implied	כרם	8	-	- 0 -
	-	70	1	3	-	1
PIV.			3	3	-	<b>5</b>
Clear overflow flag	۸ - 0	Implied	כרג	88	-	0
CMP						
Compare memory and accumulator	¥ - 4	Immediate Zero Page	CMP "Oper	ខន	~ ~	· · · · ///
		Zero Page, X		888	~~	
		Absolute X		383	, m	
		(Indirect.X)	CMP Oper.Y	352	- · ·	
CPX						
Compare memory and	¥ - ×	Immediate	CPX #Oper	23	~	~~~/^/
index A		Absolute	CPX Oper	<b>2</b> 23	<b>~</b> m	
СРҮ						
Compare memory and index Y	¥ - ¥	Immediate Zero Page Absolute	CPY Moper CPY Oper CPY Oper	838	~~~	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
050			1			
Decrement memory	N - 1 - N	Zero Page		3	2	·//
by one		Zero Page,X Absolute Absolute,X	DEC Oper.X DEC Oper DEC Oper.X	855	~ ~ ~	
Decrement index X by one	× ×	Implied	×30	<u> </u>	-	
DEY						
Decrement index Y	Y - 1 - Y	taplied	V30	28	-	·//
17.	0.5				-	
	V III		) !	7		
			, er en en en en en en en en en en en en en			
]		5)				

					Ī	
Name Description	Operation	Addressing	Assembly Language Form	- 6 B	:	F Status Reg # Z C   D V
RTI						
Return from interrupt	P+PC+	Implied	ATI	\$	-	From Stack
RTS Return from subroutine	PC+, PC+1 -PC	-PC Implied	RTS	3	-	:
SBC Subtract memory from accumulator with borrow	A - M - G +- A	Immediate Zero Page Zaro Page: Absolute X Absolute Y (Indirect.X)	SBC #Oper SBC Oper SBC Oper SBC Oper SBC Oper SBC Oper SBC (Oper X)	<b>2</b> 3555522	~~~~~~	`>>>
SEC Set carry flag	) <u> </u>	Implied	SEC	8	-	1
SED Set decimal mode	1 <del>-</del> 0	Implied	SED	2	-	
SEI Set interrupt disable status	<u> </u>	Implied	SEI	82	-	
STA Store accumulator in memory	A M	Zero Page Zero Page.X Absolute Absolute.X Absolute.Y (Indirect.X)	STA Oper STA Oper STA Oper STA Oper STA Oper, Y STA (Oper, Y STA (Oper, Y	288882	~~~~~~	
Store index X in memory	3 1 ×	Zero Page Zero Page.Y Absolute	STX Oper STX Oper,Y STX Oper	<b>88</b> 98 ⊯	200	) : : : :
Store index Y in memory	¥-	Zero Page Zero Page,X Absolute	STY Oper STY Oper,X STY Oper	223	322	1
TAX Transfer accumulator to index X	¥ + X	Implied	TAX	*	-	~~~
TAY Transfer accumulator to index Y	A Y	Implied	1AY	₹	-	>>
TSX Transfer stack pointer to index X	S + X	Implied	15x	¥	-	



Name Description	Operation	Addressing	Assembly Language Form	# 6 g	2 2	F Status Reg. N. Z. C. I. D. V.
LSR Shift right one bit (memory or accumulator)	(See Figure 1)	Accumulator Zero Page Zero Page,X Absolute Absolute X	LSR A LSR Oper LSR Oper X LSR Oper X	\$ & % # %	- 4466	>>0
NOP No operation	No Operation	Implied	NOP	3	-	
ORA "OR" memory with accumulator	A + A > A > A > A > A > A > A > A > A >	Immediate Zero Page Zero Page.X Absolute Absolute.X Absolute.X (Indirect.X)	ORA "Oper ORA Oper ORA Oper ORA Oper ORA Oper.Y ORA (Oper.Y	88285522	~~~~~~~	<b>&gt;</b> >
PHA Push accumulator on stack	14	Implied	РНА	\$	-	-
PHP Push processor status on stack	ŧ	Implied	DHP	8	-	
PLA Pull accumulator	+ 4	Implied	PLA	28	-	>>
PLP Pull processor status from stack	+ 4	Implied	PLP	58	-	From Stack
ROL Rotate one bit left (memory or accumulator)	(See Figure 2)	Accumulator Zero Page Zero Page, X Absolute Absolute, X	ROL A ROL Oper ROL Oper,X ROL Oper ROL Oper	<b>388</b> 88	-2266	>>>
ROLE ONE DIT LIGHT IMPERORY OF ACCUMULATOR)	(See Figure 3)	Accumulator Zero Page Zero Page X Absolute Absolute X	ROR A HOR Oper HOR Oper.X HOR Oper	88835	-2266	· · · › ›




# HEX OPERATION CODES

5E - LSR - Absolute, X	d CN	1	- 1	900	ŧ	1	65 - ADC - Zero Page	- ROR -	d ON I	68 - PLA	69 - ADC - Immediate	6A - ROB - Accumulator	d ON I	1	- ADC	- ROR -	dON I	1	ı	d CN	1	1	1	- ROR -	- NOP	78 - SEI	79 - ADC - Absolute, Y	7A - NOP	78 - NOP	7C - NOP	70 - ADC - Absolute, X NOP	7E - ROR - Absolute, X NOP	7F - NOP	80 - NOP	81 - STA - IIndirect, XI	82 - NOP	83 - NOP	84 -STY - Zero Page	85 - STA - Zero Page	86 - STX - Zero Page	40 - 10p	88 - DEY	89 - NOP	1	88 - NOP	BC - STY - Absolute
2F - NOP	30 - BM	1		33 - NOP	1	35 - AND - Zero Page, X	36 ROL - Zero Page, X	37 - NOP	38 - SEC	39 - AND - Absolute, Y	3A - NOP	3B - NOP	3C - NOP	3D - AND - Absolute, X	3E - ROL - Absolute, X	3F - NOP	40 - RTI	41 - EOR - (Indirect, XI	42 - NOP	43 - NOP	44 - NOP	45 - EOR - Zero Page	46 - LSR - Zero Page	47 - NOP	48 - PHA	49 - EOR - Immediate	4A - LSR - Accumulator	1	i	i	١	١	ı	1	1	53 - NOP	NOP	55 - EOR - Zero Page, X	56 - LSR - Zero Page, X	57 - NOP	28 - CLI	59 - EOR - Absolute, Y	SA - NOP	1	5C - NOP	5D - EOR - Absolute, X
00 - BRK	01 - ORA - Indirect, XI	02 - NOP	03 - NOP	ON - MOP	05 - ORA - Zero Page	06 - ASL - Zero Page	07 - NOP	9H4 - 80	1	0A - ASL - Accumulator	1	ī	0D - ORA - Absolute	0E - ASL - Absolute	ı	10 - 8원	11 - ORA - (Indirect), Y	12 - NOP	13 - NOP	14 - NOP	- ORA -	16 - ASL - Zero Page, X	1	18 - CLC	ı	ı	ī	ON I	- 0RA -	i	1	20 - 15H	i	1	1	<u> </u>	ON -	ı	ŧ	28 - PLP	•	2A - ROL - Accumulator	28 - NOP	- BIT - /	i	2E - ROL - Absolute



Name Description	Operation	Addressing	Assembly Language Form	#EX Code	2 2	No. "P" Status Rog. Bytes N Z C 1 D V
TXA Transfer index X to accumulator	X + A	Implied	TXA	\$	-	
TXS Transfer index X to	S + x	Implied	TXS	\$	-	1 1 1
TYA Transfer index Y to accumulator	X + X	implied	IYA	8	-	



```
8D - STA - Absolute
                                  B4 — LDY — Zero Page. X
  8E - STX - Absolute
                                                                 DB - NOP
                                 85 - LDA - Zero Page. X
  BF - NOP
                                                                 DC - NOP
                                 B6 — LDX — Zero Page, Y
                                                                 DD - CMP - Absolute X
  90 - BCC
                                 B7 - NOP
                                                                 DE - DEC - Absolute, X
  91 - STA - (Indirect), Y
                                 B8 - CLV
  92 - NOP
                                                                 DF - NOP
                                 89 - LDA - Absolute, Y
                                                                E0 - CPX - Immediate
  93 - NOP
                                 BA - TSX
  94 - STY - Zero Page. X
                                                                 E1 - SBC - (Indirect, X)
                                 BB - NOP
  95 - STA - Zero Page, X
                                                                 E2 - NOP
                                BC — LDY — Absolute, X
  96 - STX - Zero Page, Y
                                                                 E3 - NOP
                                 BD - LDA - Absolute, X
                                                                E4 — CPX — Zero Page
 97 - NOP
                                 BE - LDX - Absolute, Y
                                                                 E5 - SBC - Zero Page
 98 - TYA
                                 BF - NOP
                                                                E6 - INC - Zero Page
 99 - STA - Absolute, Y
                                C0 - CPY - Immediate
                                                                E7 - NOP
 9A - TXS
                                C1 — CMP — (Indirect, X)
                                                                E8 - INX
 98 - NOP
                                C2 - NOP
                                                                E9 - SBC - immediate
 9C - NOP
                                C3 - NOP
 9D — STA — Absolute, X
                                                                EA - NOP
                                C4 — CPY — Zero Page
                                C4 — CPY — Zero Page
C5 — CMP — Zero Page
C6 — DEC — Zero Page
 9E - NOP
                                                                EB - NOP
                                C5 — CMP — Zero Page
 9F - NOP
                                                                EC -- CPX -- Absolute
 A0 - LDY - Immediate
                                                                ED - SBC - Absolute
                               C7 - NOP
 A1 - LDA - (Indirect, X)
                                                                EE - INC - Absolute
                                C8 - INY
 A2 - LDX - Immediate
                                                                EF - NOP
                                C9 - CMP - Immediate
                                                                FO - BEQ
 A3 - NOP
                                CA - DEX
A3 — NUF
A4 — LDY — Zero Page
A5 — LDA — Zero Page
A6 — LDX — Zero Page
                                                                F1 - SBC - (Indirect), Y
                                CB - NOP
                                                                F2 - NOP
                                CC - CPY - Absolute
                                                               F3 - NOP
                               CD - CMP - Absolute
                                                                F4 - NOP
                                CE - DEC - Absolute
                                                               F5 — SBC — Zero Page, X
AS - TAY
                               CF - NOP
                                                                F6 — INC — Zero Page, X
A9 — LDA — Immediate
                               DO - BNE
AA - TAX
                                                               F7 - NOP
                               D1 - CMP - (Indirect), Y
                                                               F8 - SED
AB - NOP
                               D2 - NOP
AC - LDY - Absolute
                                                               F9 - SBC - Absolute, Y
                               D3 - NOP
AD - Absolute
                                                               FA - NOP
                               D4 - NOP
AE — LDX — Absolute
AF — NOP
                                                               FB - NOP
                               D5 — CMP — Zero Page, X
AF - NOP
                                                               FC - NOP
                              D6 — DEC — Zero Page, X
BO - BCS
                                                              FD - SBC - Absolute, X
                              D7 - NOP
                                                              FE - INC - Absolute, X
B1 — LĎA — (Indirect), Y
                          D8 - CLD
B2 - NOP
                                                               FF - NOP
                               D9 - CMP - Absolute, Y
B3 - NOP
                              DA - NOP
```


# PRE-RELEASE VERSION



## APPLE II / APPLE II-PLUS LEVEL II SERVICE REFERENCE MANUAL

#### **Pre-Release Version**

# APPENDIX A ROM LISTING -- AUTOSTART MONITOR (1978)



# Written by Apple Computer, Inc. • Level II Service Center 1981


( This page is not part of the original service manual )


Apple ][ / ][-Plus Level II Service Manual 1981 DigiBarn Computer Museum Apple Computer, Inc.
NOTE OVERLAP WITH ASH!  NEW VECTOR FOR BRK VECTOR FOR MARN START THIS MUST = EOR #488 DF SOFTEV+1  APPLESOFT & EXIT VECTOR  Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y
## ACC
## 1900   ## 190
AUTOSTART ROM LISTING  AUTOSTART ROM LISTING  APPLE 11  COPYRIGHT 1879 BY  APPLE 11  COPYRIGHT 1879 BY  APPLE 11  APPLE 11  COPYRIGHT 1879 BY  APPLE 11  APPLE 11  COPYRIGHT 1879 BY  APPLE 11  APPLE 11  COPYRIGHT 1879 BY  APPLE 11  APPLE
AUTOSTA  AUT


Page 0301 of 0367


Distributed under the Creative Commons License on page 4

Apple ][ / ][-Plus Level II Service Manual -- 1981 -- DigiBarn Computer Museum -- Apple Computer, Inc.











Page 0306 of 0367

Distributed under the Creative Commons License on page 4

Apple ][ / ][-Plus Level II Service Manual -- 1981 -- DigiBarn Computer Museum -- Apple Computer, Inc.





THE RESTRICT OF THE RESTRICT O

SBB ASL A

SBB ASL A

SBB ASL A

SBB ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A

ASL A


T CMD NOW LIKE USR



## APPLE II / APPLE II-PLUS LEVEL II SERVICE REFERENCE MANUAL

#### **Pre-Release Version**

# APPENDIX A ROM LISTING -- MONITOR (1977)



# Written by Apple Computer, Inc. • Level II Service Center 1981

( This page is not part of the original service manual )


Distributed under the Creative Commons License on page 4

Page 0310 of 0367

Apple ][ / ][-Plus Level II Service Manual 1981 DigiBarn Computer Museum Apple Computer, Inc.
GENERATE GBASH-000U01PG AND GBASL-HDEDEGOO  INCREMENT COLOR BY 3 SETS COLOR=17*A MOD 16 BGTH HALF BYTES OF COLOR EQI GET BYTES GET BYTES GET BYTE GET BYTE RESTORE LSB PRCM CARRY IF EVEN, USE LO H SHIFT HIGH HALF BYTE DCWN HASK 4-BITS PRINT PCL,H FOLLOWED BY A BLANK GET OP CODE EVEN/ODD TEST BIT 1 TEST XXXXXXII INVALID OP OPCODE \$99 INVALID AASK BITS FRINT FORMYT INDEX BYTE R/L H-BYTE ON CARRY SUBSTITUTE \$90 FOR INVALID O SET FORM,T INDEX BYTE R/L H-BYTE ON CARRY SUBSTITUTE \$90 FOR INVALID AASK BITS FRINT FORMAT INDEX ASK BITS ST FRINT FORMAT TABL SAVE FOR AND FILENOTH 1-2 BYTE OPCODE HASK FOR 1 XXXIU1D TEST SAVE IT OPCODE TO A AGIN FORM INDEX INTO MIRMONIC TAB
AND 1503  ORA 1504  PUA ABO 1503  STA GBASH  BCC GBCALC  ASL A  STA GBASL  ASL A  ORA GBASL  CLC GBCALC  CCC GBCALC  ASL A  ASL
GECALC SETCOL SETCOL SETCOL INSDS: INSDS: INSDS: ANNDX:
11111111111111111111111111111111111111
000 000 000 000 000 000 000 000 000 00
\$
AND START ADDRESS Y-COORD/A Y-COORD/A Y-COORD/A START ADDRESS Y-COORD/A START ADDRESS Y-COORD/A AND MASK AND MA
TO BATA COLOR DATA COLOR DATA COLOR DATA COLOR DATA COLOR DATA COLOR DATA COLOR DATA COLOR DATA COLOR DONE? TO BE SAVE ON PLOT SQUE DONE? TO BE CORD CLEAR COLOR CORD CLEAR COLOR CORD CLEAR COLOR CORD CLEAR COLOR CORD CLEAR COLUTION PRAY CLIN PUTT COOP UNTIL COPP.
EV2 549 EV2 549 EV2 549 EV2 546 EV2 546 EV2 551 EV2 552 EV2 553 EV2 55
10.0   10
44 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
### ##################################
90 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Apple ][ / ][-	Plus Level I	l Service Manua	al 1981 -	- DigiBarn Compute	r Museum Apple C	Computer, Inc.
BNE PRBL2 LOOP UNTIL COUNT-0 SEC LDA LENGTH 2-3-BYTE, LDY PCH TEST EISPLACEMENT SIGN BPL PCADJ4 EVEN HG BY DECK PCH	ADC FCL  ADC RTS2 PCL+LENGTH(OR DISPL)+1 TO A INY RTS RTS RTS TXXXXXXV INSTRS FMT BYTES: THEN LEFT HALF BYTE IF Y=1 THEN RICHT HALF BYTE IF Y=1 THEN RICHT HALF BYTE	DFB \$04,520,554.5  DFB \$80,504,590,5  DFB \$54,513,500,5  DFB \$90,504,520,5  DFB \$00,500,504,5	DFB \$20,554,538,5 DFB \$04,590,500,5 DFB \$33,50D,5C8,5 DFB \$31,522,544,5	\$44,533,500, \$90,501,522, \$00,580,504, \$26,531,587, \$21,582, \$31,582, \$31,582, \$31,582, \$31,582, \$31,582, \$31,583,		(C) 1XXX UDIU (D) XXXY YYUU (E) XXXY YYUU (X = INDEX) (X = INDEX) (X = IQ + SA + SIC + S
PCADJ PCADJ PCADJ3	PCADJ4 RTS2	FMT1		PMT 2	CHAR1 CHAR2 **	J E S S S S S S S S S S S S S S S S S S
	294 299 299 300 301 301 303 303 304	305 FM 307 308 309	310 311 312 313		annen n nenennan annen n nenennan annen n nenennan annen n nenennan annen n nenennan	
F F B 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		20000000000000000000000000000000000000	00 C8 C8	B B C C C C C C C C C C C C C C C C C C	A9 AC 0 U D8 A4 0 U D8	8A 1C 5D 8B Al 9D
0 - 0 U A A A U G D D A A A D A	3900	4 0 0 0 0 4 0 0 4 0 0 0 0 0 0 0 0 0 0 0	22244440	44 3 3 4 4 3 3 5 4 5 3 5 6 5 6 5 6 5 6 5 6 5 6 5 6 5 6 5 6	DA - A - B - B - B - B - B - B - B - B -	0: 1C 3: 23 6: 18
# # # # # # # # # # # # # # # # # # #	7950 7950 7960 7960	######################################		9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	7.46.9 7.46.9 7.46.9 7.46.9 7.46.9 7.46.9 7.46.9 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	9003 9003 9003 9003
1) 1xxx101u->001u1xxx 2) xxxyxyu1->u0110xxx 4) xxxyxyu1->u0110xxx 5) xxxxxxuu->u010xxxx 5) xxxxxxuu->u00xxxx	F. SFF GEN PHT, LEN BYTES SAVE MNEMONIC TABLE INDEX Y PRINT 2 BLANKS PRINT 103T (1-3 BYTES)	IN A 12 CHR FIELD CHAR COUNT POR MNEHONIC PRINT RECOVER MNEMONIC INDEX PETCH 3-CHAR MNEMONIC (PACKED IN 2-BYTES)	SHIPT 5 BITS OF CHARACTER INTO A (CLEARS CARRY) ADD 77 OFFSET	OUTPUT 3 BLA CNT FOR 6 FF IF X+3 THEN	HANDLE REL ADR HODE SPECIAL (PRINT TARGET, SP	OUTPUT TARGET ADR OF BRANCH AND RETURN BLANK COUNT LOAD A SPACE OUTPUT A BLANK
A #\$20 MNNDX2 RNNDX1	SFF, SFF, SFF INSDS1 (PCL), X PRBYTE #501 PRBL2 LENGTH		E E E E E E E E E E E E E E E E E E E			PRBYTE FS03 FSA0 COUT COUT
LSR DEY BNEY INY DEY DEY	RTS DFB JSR LDA LDA LDX CPY	INY BCC CDX CPX TAY CDAY CDAY	LEA LDY ASL ROL ROL BRE ADC	L SR ECC PASS BECK PASS BE	DEX RAZE DERI CURA CURA EDA BCC LOA BCC INAX INAX INAX INAX	AXA AXXA LAXA DEXA DEX
MNRDX2 MNRDX2	INSTDS P PRNTOP PRNTB L		RAN 2	PRADR I Phadr 2	PRADR 4 PRADR 4 PRADR 5 PRADR 5	PRUTX PRNTAX PRNTAX PRELN PRELO
		22222222222222222222222222222222222222	22222222222222222222222222222222222222	22 4 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	22222222222222222222222222222222222222	22222222222222222222222222222222222222
F F A	FF FF FF FF FD OA FD FD FD FD FD FD FD FD FD FD FD FD FD	7.5 0.3 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0	2202 2202 38 200 38 200	ED FEC PO PEC PO PEC PO PEC PO PEC PO PEC PEC PEC PEC PEC PEC PEC PEC PEC PEC	E7 C7 C7 E8 E8 E8 F2 S6 F9	DA FD DA FD U3 A3 ED FD  CD FD
				•	7926: CA 7927: DU 7927: DU 7927: DU 7927: DU 7927: AS 7932: DU 7932: DU 7936: AS 7936: AS 7936: DU 7936: DU 7936: DU	
# # # # # # # # # # # # # # # # # # #					n n n n n n n n n n n n n n n n n n n	கை கைக்கை கைக்கி இது இது இது இது இது

P	pple ][ / ][-Plus Le	evel II Service Manual	1981 Dig	giBarn Computer Museum	Apple Computer, Inc.
	,	,9 4			
		,	, , , , , , , , , , , , , , , , , , ,		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	FB7A: FB7B: FB8C:			AADUU DU BERRAD BU AA HEEL BERRAD BU BU BU BU BU BU BU BU BU BU BU BU BU	112: 114: 118: 118:
	26 51 20 20 20 20 51	544 C C C C C C C C C C C C C C C C C C		55CCU55AC 75 C5 00	56 3A 4A 9E FD
	5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	FRC 50220	2012 2012 2012 2013 2013 2013 2013 2013	CC CCC CCC CCC CCC CCC CCC CCC CCC CCC	9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9
	DIVPN DIVPN	TABV  MULPH  MULC  MUL2  MUL3  MUL3	0 1 2 2 3 3 3 4 4 4 7 7 7 7 7		C 0 0 0 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	2 PM	3 2 PM	* * * * * * * * * * * * * * * * * * *	PREAD2 PREAD2 INIT INIT SETTXT	NBRNCH INITBL
	B B B B B B B B B B B B B B B B B B B	JAPA  JAPA	JSR LDA STA LDA STA LDA STA LDA	LDA  LDA  LDA  LDA  LDA  LDA  LDA  LDA	JSR TYA SEC BCS BCS BCS BCS BCS BCS BCS BCS BCS BC
162			CLRTOP #\$14 WNDTOP #\$00 NNDLET WNDLET #\$28 WNDWDTH #\$14 #\$14 #\$17		PCADJ3 PCL PC1NC2 SAVE PC1NC3 PC1NC3 SAVE PC1NC3 PC1NC3 PC1NC3 PC1NC3 SD6 SD6 SD6 SD6 SD6 SD6 SD6 SD6 SD6 SD6
7	t.	CCV VTAB 4510 ACL ACL ACL AVERAGE 450 AUL4 450 AUX1+2, X AUX1+2, X AUX1+2, X AUX1-2, X	OP OP OP OP	G D D C C C C C C C C C C C C C C C C C	CC C 3
	A B S	A I A I A I A I A I A I A I A I A I A I	S 8 1 1 1	TR CCLF SET	DU GO
	ABS VAL OF AC, AUX INDEX FOR 16 SITS	VTABS TO ROW IN A-REG ABS VAL OF AC AUX INDEX FOR 16 BITS ACX * AUX + XTND TO CARRY, NO PARTIAL PROD. ADD MPLCND (AUX) TO PARTIAL PROD. (XTND).	TEXT WINDOW SET FOR 40 COL WINDOW TOP IN A-REG, BTTM AT LINE 24 VTAB TO ROW 23	TRIGGER PADDLES INIT COUNT INIT COUNT COMPENSATE FOR 1ST COUNT COUNT Y-REG EVERY 12 USEC EXIT AT 255 MAX CLR STATUS FOR DEBUG SOFTMARE INIT VIDEO MODE SET FOR TEXT MODE FULL SCREEN WINDOW SET FOR GRAPHICS MODE LOWER 4 LINES AS	NORNAL RETURN AFTER XEQ USER OF GO UPDATE PC DUMMY PILL FOR XEQ AREA
	of Ac,	ROW IN A- DE AC AUX E 16 BITS X + TEND XIND RRY, PROD. DIAL PROD. DIAL PROD. DIAL PROD.	INDOW 40 COL A-REG T LINE	PADDLE THE FOR THE FOR C C T 255 T 255 T 255 T 255 CREEN GRAPHI	ETURN ER OF E PC LL FOI
	AUX. ITS	AUX A-REG	WIND 24	R 1ST R 1ST WAX MAX DEBU	R Price
			¥ O	COUNT G	-
				e e e e e e e e e e e e e e e e e e e	
m W					- <b>T</b> -T-T-T-T-T-T-T-T-T-T-T-T-T-T-T-T-T-T
(10)					
	00000000000000000000000000000000000000	FBCC FBCC FBCC FBCC FBCC FBCC FBCC FBCC	FBCA: FBCC: FBCC: FBCC: FBCA: FBCA: FBCA: FBCA: FBCA:	FBAA. FBAF. FBBG: FBBG: FBBS: FBBS: FBBS: FBBS: FBBS: FBBC: FBBC: FBCC: FBCC: FBCC: FBCC5:	FB4C FB4E FB4E FB53 FB54 FB56 FB56 FB4C FB4C FBA6: FBA6:
	60 CY AU CY AU EFU 5A 60 EFU 5A 60 CY 60 C	DU 12 20 A9 40 A0 C0 A9 0C0 A9 0C0 AD 30 DU F5 BU 65 21 21 26 66	29 02 02 03 03 03 03 03 03 03 03 03 03 03 03 03	6 C C C A A 6 C C C C C C C C C C C C C	26 34 A 5 A 5 A 5 A 6 C C C C C C C C C C C C C C C C C C C
		CCC FC			· · · · · · ·
	9 8 7 6 5 4 3 2 1 C 9 R 7	99 8 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9		PB 5564 5566 H 5569 M 5772 5772 5774 5774 5774 5774 5774 5774	
	RTS 3 VIDOUT	BELL2 RTS 2B STOADV ADVANCE	BSCLC2	MD2 MD3 MDRTS BASCALC	EA10
		BNI STREET OF STREET ST	CARSON ASSESSED ASSES	JSR LDA LDA LDA SEC TYA STA STA STA STA STA STA AND AND ORA ORA	
	STOADV STOADV STOADV STOADV STOADV STOADV STOADV STOADV STOADV STOADV	E RTS28 E RTS28 A #\$40 A #\$50 A #\$50 A #\$50 A #\$50 A #\$50 CH CH CH CH CH CH CH CH CH CH CH CH CH	P #S18 P #S18 P #S18 P #S18 P #S18 P #S18 P #S18	SR MD2  DX #ACID  LOCID  DA LOCID  PL MDRT  PA LOCO  PA L	
	ADV ADV	RTS2B RTS2B #S40 #AIT #SCO WAIT SPKR BELL2 CH CH CH CH CH CH CH CH CH CH	#\$18 BSCLC2 #\$7F BASL A BASL BASL BASL	HD2 HACL, LOC1, X MDRTS LOC0, X LOC0, X LOC1, X LOC1, X SIGN A \$304 BASH	XTNDH XTNDL AUXL XTNDL XTNDH AUXH DIV3 DIV3 ACCL XTNDH ACCL DIV2 \$\$4\$0
	48 41 50 61	B 1500 D D	0	<b>&gt;</b> 0 0 0	
	NO, RETURN NO, RETURN NO, RETURN NO, RETURN NO, OUTPUT IT. INVERSE VIDEO? YES, OUTPUT IT. CR YES, OUTPUT IT. LINE FEED? LINE FEED? LINE FEED? LINE SO, DO IT. BACK SPACE? (CNTRL-H) NO, CHECK FOR BELL.	NO, RETULN COWRL-G) NO, RETULN DELAY .U1 SECONDS TOGGLE SPEAKER AT 1 KHZ FOR .1 SEC. 1 KHZ FOR .1 SEC. STOR CHAR IN LINE STOR CHAR IN LINE ING REMERH H (MOVE RIGHT) PEYON MINDON FIDTH?  PEYON MINDON FIDTH?	BASL	X SPECIFIES AC OR A  COMPL SPECIFIED HEG  IF NEG.  LIF NEG.  CALC BASE ADR IN BASE FOR GIVEN LINE NO. 0.04-LINE NO.4-9-17 BASH-000001CD	TO AC.  MCD TO XTND.  MCD TO XTND.
	TURN CHAR? CHAR? TPUT IDEO VIDEO DUTPUT LED? LED? LECK F	SPEAKI FOR AR INDE	EABAB	PECIFIES PECIFIES PL SPECIF F NEG. F NEG. F NEG. C-LINE AD OR GIVEN OUDDABCDE OUDDABCDE	AC. O XTND.
	T. IT. COTRL-	CONDS  CO	000	AC OR AC OR AC OR OR IN E OCTO OCTO OCTO OCTO OCTO OCTO OCTO OCT	T SIG
	NO, RETUN NEXT LINE NO, RETUN NEXT NO, OUTPUT IT. NVERSE VIDEO? YES, OUTPUT IT. YES, OUTPUT IT. YES. LINE FEED? IF SO, DO IT. BACK SPACE? (CNTRL-H) NO, CHECK FOR BELL.	INDCX Y-REG		X SPECIFIES AC OR AUX  COMPL. SPECIFIED HEG  IF NEG.  CALC BASE ADR IN BASL, H FOR GIVEN LINE NO. 0.=LINE NO. 0.=LINE NO. ARC-000ABEDE, GENERATE BASH-0000JCD	<b>*</b> *




(A.3)

ö

(A1 TO A2)


	Apple ][ / ][-P	lus Level	III Service Ma	anual 1	1981 [	DigiBarn Co	mputer Mu	seum A	pple Comput	ter, Inc.
	FC91: FC93: FC97: FC9A:	20000000000000000000000000000000000000	FC73. FC76. FC774. FC77C. FC60. FC60. FC60.	FC6A: FC6A: FC74:	70050 70050 70050 70050	FC4A: FC50: FC54: FC54:	FC40: FC40: FC40: FC41:	TOUS	FC18: FC18: FC220: FC224:	F000 6000 6400
	10 F9 20 GE 80 GE 44 246	6 4 B 2 4 B C	. 4 2 4 2 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6	<b>∝</b> ∨ <b>o</b> c ∪ ∪ o	76 A 70 A C C C C C C C C C C C C C C C C C C	20 9E 80 00 69 00 CS 23 90 FU A5 22			C6 24 A5 22 C5 25 EU JB C6 25 A5 26 C1 28	
	\$66 687 688 690 691	rc	FC 670 671 673 673 675 676 677 677		n	FC 649 652 653 653 655 655	n C	6336 6336 6336 640	<b>3</b>	621 621
	SCRL3 CLREOL CLEOLZ	SCRL2	SCRL1	SCROLL	C R	номе	CLEOPI	ESC1	UP VTAB VTAB2	S.
	B PL LDY JSR BCS LDY	BCS PHA JSR LDA STA DEY	JSR LDA STA LDY PLA ADC	PHA CNP CNP CNP	STA STA STA STA	JSR PLA ADC CMP BCC BCC BCS	BEQ BCC BNE LDY LDA PHA JSR	800 R1S	CADA CADA CADA CADA CADA CADA CADA CADA	250 250 250 250
17.4	SCRL2 SCRL1 SCOU CLEOLZ VTAB CH	SCRL3 VTABZ (BASL),Y (BAS2L),Y	BASL BASZL BASZL BASZL BASSH BASSH WNDWDTH	CV CV CV VTAEZ CV ANDTOP	CH #\$00 CTEOP1 CCEOP1 CCV	+\$00 +\$00 ANDBTH CLEOP1 VTAB WNDTOP	UP #\$FD CLREOL RTS4 CH CV CV VTAB2	#SCU #SFD ADVANCE BS	CH CV CV CV CV BASCALC WNDLET	CH RTS3 RTS3
	NEXT LINE CLEAR BOTTOM LINE GET BASE ADDR POR BOTTOM LINE CARRY IS SET CURSOR H INDEX	YES, FINISH YES, FINISH FORM BASL H (BASE ADDR) MOVE A CHR UP ON LINE NEXT CHAR OF LINE	GENERATE BASE ADDRESS COPY BASI, H TO BAS2L, H TO BAS2L, H INIT Y TO RIGHTMOST INDEX OF SCROLLING WINDOW INCR LINE NUMBER	OFF SCREEN? NO, SET BASE ADDR DECR CURSOR V(BACK TO SOTTOM) START AT TOP OF SCRL WNDW	THEN CLEAR TO END OF PAGE CURSOR TO LEFT OF INDEX (RET CURSOR Hau)	CLEAR TO EOL, SET CARRY CLEAK FROM H INDEX-U FOR REST INCREMENT CURRENT LINE (CARRY IS SET) DONE TO BOTTOM OF HINDWY) ON, KEEP CLEARING LIMES YES, TAB TO CURRENT [CHE] INIT CURGOR V	D, GO UP ESC-E OR F CHECK E, CLEAR TC END OF LINE NOT F, RETURN CURSOR H TO Y INDEX CURSOR W TO A-REGISTER SAVE CURRENT LINE ON STK CALC BASE ADDRESS	ESC?  IF SO, DO HCME AND CLEAR ESC-A OR 9 CHECK A, ADVANCE B, BACKSPACE ESC-C OR D CHECK C,DOWN	(RIGHTMOST SCREEN POS) CURSER V INDEX IF TOP LINE THEN RETURN DECR CURSER V-INDEX GET CURSER V-INDEX GET CURSER V-INDEX GENERATE BASE ADDR ADD WINDOW LEFT INDEX TO BASL	DECREMENT CURSER H INDEX IF POS, OK. ELSE HOVE UP SET CH TO MNDWOTH-1
M -				È						
	#015 #017: #010:	# DIL:	#CC#7: #CC#4: #CC#4: #CC#6: #CC#6:	ئــــ						
		CC 60	.5 2F 6 0 2F 6 1	A OB  20 FA FC  68  2A  AU 3A			- 4 - 5 - 5 - 5 - 6 - 6 - 6 - 6	E5 3D	000000000	91 C8 C4 21
	759 760 00 761 762 763 Cu 765	753 753 755 756	743 PC 745 CO 746 CO 747 748 750	736 737 738 740 741		12122222222222222222222222222222222222	715 716 716 717 718 719 720		698 698 700 701 702 703	
	KEYIN KEYIN	RDKEY	RD28IT RD8IT	RDBYTE RDBYT2	ONEDLY	WRBIT Zerdly	RTS 4B HEADR	NXTA4	WAIT WAIT2 WAIT3	CLEOL2
			BNE RDBYT2 RTS JSR RDBIT DEY LDA TAPEIN EOR LASTIN BPL RCBIT EOR LASTIN LASTIN STA LASTIN	PHA PHA JSR RD2BIT PLA ROL A ROL A LDY #\$3A				INC A4L BNE WATA1 INC A4H LDA A1L CMP A2L LDA A1H LDA A1H LDA A1H SBC A2H		STA (BASL),Y INY CPY WNDWDTH BCC CLEDL2
	GO TO USER KEY-IN INCR AND NUMBER KEY DOWN?	SET SCREEN TO FLASH	ECR Y UNTIL	READ TWO TRANSITIONS (FIND EDGE)  NEXT BIT COUNT FOR SAMPLES		WRITE TWO HALF CYCLES OF 250 USEC ('U') OR 500 USEC ('U') Y IS COUNT FOR TIMING LOOP	WRITE A*256 'LCHG I' HALE CYCLES (650 USEC EACH ) THEN A 'SHORT U'	INCR 2-BYTE A4  AND A1  INCR 2-BYTE A1.  AND COMPARE TO A2  (CARRY SET IF >=)		( STORE BLANKS FROM 'HERE' TO END OF LINES (WNDWOTH)

Apple ][ / ][-Plus Leve	I II Service Manual	1981 DigiBar	n Computer Museum	Apple Computer, Inc.
HANDLE CR AS BLANK THEN POS STACK	AND RIN TO HON FIND TAPEIN EDGE DELAY 3.5 SECONGS INIT CHKSUM*SFF LOUK FOR SYNC BIT (3HORT U) LOOP UNITI FOUND SKIP SECOND SYNC H-CYCLE INDEX FOR U/I TEST STOKE A1 (A1)	STORE AT (A1) UPDATE RUNNING CHKSUM INCR A1, COMPARE TO A2 COMPENSATE UI NDEX LOCP UNTIL DONE AEAD CHKSUM BYTE GOOD, SOUND BELL AND RETURN PRINT "ERR", THEN BELL	RESTORE 6502 REG CCMTENTS USED BY CEBUG SOFTWARE SAVE 6502 REG CONTENTS	SET SCREEN MODE AND INIT KBD/SCREEN AS 1/0 DEV'S MUST SET HEX MODE!  '*' PROMPT FOR MCN READ A LINE CLEAR MON MODE, SCAN IDX GET ITEN, KON-HEX CHAR IN A-KEG
JSR WRBYTE JSR WKRAI PLA PLA PLA PLA PLA PLA PLA PLA PLA PLA		STA (ALL,X) EOR (ALC,UN STA CHKSUN STA CHKSUN LDY #\$15 BCC RD3 JSR RD3 JSR RD3 JSR RD4 LDA #\$CC LDA #\$CC JSR COUT LDA #\$CC JSR COUT	JAPP COUT LDA STATUS PHA ACC LDX XREG LDY XREG LDY XREG STX XREG STY XREG STY XREG STA STATUS TSX SPNT CLD	158 SETNORM 158 SETNO 158 SETVID 158 SETVID 158 SETVID 158 SETVID 158 SETVID 158 SETVID 158 SETVID 158 SETVID 158 SETVID 158 SETVID 158 SETVID 158 SETVID 158 SETVID
20 CD FE 942 20 3A FC 983 20 3A FC 983 20 3A FC 983 20 EE 944 20 EE 944 20 00 FC 993 20 00 FC 994 20 00 FC 995 20 00 FC 99	68 60 80 80 80 80 80 80 80 80 80 80 80 80 80	481 26 48	######################################	2002/2008/2009/2009/2009/2009/2009/2009/
	EEA. EEC. EEC. EEC. EEC. EEC. EEC. EEC.	1		
MOVE A1 (2 BYTES) TO PC IF SPEC'D AND DISSENBLE 24 INSTRA	NEXT OF 20 INSTRS  IF USER SPECTO ADR  COPY FROM AL TO PC  SET FOR INVERSE VID	SET FOR INVERSE VID SET FOR NORMAL VID SIMULATE PORT #0 INP SPECIFIED (KEYIN R SPECIFIED (COUTI R SPECIFIED (COUTI R	TO BASIC WITH SCRATCH CONTINUE BASIC ALR TO PC IF SPEC'D RESTORE META REGS GO TO USER SUBR TO REC OISPEAY	ADK TO PC IF SPEC'D TAKE ONE STEP TO USR SUBR AT USRADR WRITE 10-SEC HEADER
48Ad COUT (AAL), Y PHBTIE 18A9 COUT VFY VFY AIPC 113TDSP PCACJ			AND 150F BEQ 10FRT1 ORA 110ADR/256 LDY 150J EDY 10DRT2 LDA 10CU,X STY LCCU,X STY LCCU,X STA LCCI,X NOP NOP NOP NOP NOP NOP NOP NOP NOP NOP	DEC YGAV JYP STEP JYP STEP JYP STEP LDA 1540 LDX 1527 LDX 1527 LDX 1527 LDX 1527 LDX 1527 LDA 141,X) PHA ALL,X) LDA (ALL,X)
AB C 911 42 913 42 913 42 913 43 P 915 50 P 916 50 P 916 50 P 916 51 P 923 51 P 923 52 P 923 53 P 923 53 P 923 53 P 923			336 336 337 337 337 337 337 337 337 337	
といっていらいいによりまり。 かんしょ かんしょう くんこう かんしょう かんしょう かんしょう	1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		A 4 4 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2



		FA59 OLDBRK			FAB1 NEWMON				0000 1000		_	OSFE IRQLOC		500	FB19 HLINE			F9A6 FMT2	FR97 FSCOID			FDED COUT				FORA CHARD	BL 1		OOZA BASEL	ADV		0040 A3	<b>D</b>		<b>NLPHABE</b>	SYMBOL TA			FFBE TOSUB	E98	
174	F88C INSDS2		057	FEAT GETNIM			FC2C ESC1	FORK DATADUT			FC42 CLREOP		OOZE CHKSUM				FBC1 BASCALC	0045 ACC		OOSF AZH				FF3F RESTORE	FAD7 RECDED			OCCUPATIONS TO COOL		ъ.	F930 PRADRI	0095 PICK	то		TICAL ORDER)	ABLE			[0]	]	
	FD/E CAPTST FF7A CHRSRCH	FA4C BREAK	FREA BELLS		B60		003E ARL			FB31 RTS1			FDOC RDKFY			F8D4 PRNTOP	TDES BBUEY 7			FBOE PLOT1				FF90 NXTBIT			FBC9 MNNDX3			FESE LIST		A40	FEA7 IOPRT1								
	TE LE		1		1		1		1	1		AT L	-	T.				T		T	  - 	5	  = 		! !			5	# <u>!</u>		= 14		T A	]			M				
	FEBS BASCONT		0045 A5H	0041 A3H	FCCB RTS4B	77		FADA RODGE!		FCEE RDBYT2	FCFA RD2BIT		FBF9 PRMN2					F954 PCADID		ָרַיז :		FE2C MOVE			OODE MASK			FD21 KEYIND			FEBB INPORT	CO55 HISCR		F849 GETEMT		FBA5 ESCNEW	FERA DIC		F836 CLRTOP	COSD CLRANZ	
F879 SCRN2	FC2B RTS4 FC26 SCRL1	FDC5 RTS4C	FBOF RISON	002D RMNEM	FA62 RESET	FEFD READ	FOFO BOBYTE	FAFD PWRCON	F940 PRNTYX	F941 PRNTAX	F948 PRBLNK	F92A PRADR4	FD92 PRAI	F953 PCADJ		FF73 NXTITM	FACZ NYTBYT	FD3D NOTCR	O7F8 MSLOT	0031 MODE	COSE MIXCLR	CO54 LOWSCR		FC66 LF				FA6F INITAN		002C H2	0027 GBASH	П			FDBE CROUT		CLRAN	CLED	9B4 CHAR1		
	FC22 VTAB 0023 WNDBTM FED4 WR1	FB78 VIDWAIT	CO51 TXTSET	FB09 TITLE	E D	FECA STED7	FE93 SETVID	FAA9 SETPG3	FEB9 SETKBD	EB64 SETANO	FC95 SCRL3	FF4C SAV1	0046 XREG	FDC6 XAMPM	FEED WRRYTE	FCAA WAIT3	FC24 VTABZ	FBFD VIDOUT	OBER USBADE	COSO TAPEBUT	FBFO STORADY	0048 STATUS	FARA SLOOP	FE84 SETNORM	FEBO SETINV	COSE SETANG	FCBC SCRL2	0034 YSAV	FB11 XLTBL	FEEF WRBYT2	0022 WNDTOP	FCAB WAIT	FESB VFYOK	FECA USR	COSO TAPEIN	STOR	0049 SPNT	ខ្លួ	SETMOD	SETAN2	

# NUMERICAL ORDER) OCCO LOCO FC76 SCRL1 OCC2 WNDTOP FC76 CLEOLZ OCC26 GBASL FC76 WATTAPE OCC27 WNDTOP FC76 WATTAPE OCC28 BASSL FCC9 HEADR OCC28 BASSL FCC9 HEADR OCC28 BASSL FCC9 HEADR OCC29 V2 FCC5 WATTAPE OCC29 V2 FCC5 WATTAPE OCC29 V2 FCC5 WATTAPE OCC20 A1L OCC30 COLOR FCC2 WOOL LOC1 OCC30 WNDH OCC30 WNDH OCC30 WNDH OCC30 SPKR OCC30 SETANO FBCC CLRANO OCC30 SETANO FBCC CLRANO OCC30 SETANO FBCC CC36 SETA



FECD WRITE FDB3 XAM 0047 YREG FFC7 ZMODE FF4A SAVE F871 SCRN CO5A SETAN1 FB40 SETGR FEID SETMDZ FAAB SETPLP FB4B SETWND CO30 SPKR FB65 STITLE FB5B TABV FFBE TOSUB FC1A UP FE36 VFY F826 VLINEZ FCA9 WAIT2 0020 WNDLFT FCD6 WRBIT FCE5 WRTAPE FEBO XBASIC 0035 YSAV1

PRE-RELEASE Wrongenia

SYMBOL TABLE SIZE 2589 BYTES USED

2531 BYTES REMAINING


SLIST 4A



### APPLE II / APPLE II-PLUS LEVEL II SERVICE REFERENCE MANUAL

#### **Pre-Release Version**

## APPENDIX B BILL OF MATERIALS



# Written by Apple Computer, Inc. • Level II Service Center 1981

( This page is not part of the original service manual )

,		ARENT PART: 606				-	ED_	A 2 57 SRCE	D 48			EM,	, 1			b- l	UF ABC
	ITEN			DES	CRIPT					COMM	R	Y	P		L		E
	000	PART NUMBER 606-0116D	0 0			ARKS			EX	CUDE		7				EA	
		333-4116 101-4016	7 2			A2 STD AM MRKD		PLE"	RL (NO RP		i)					EA EA	·
		820-0044	A		K13	5% 1 ME(			RP							EA	
	006	101-4100	0		1/4W	AIN LOGI 5% 10 OF		D RFI	RP		Р	1	Р	В	P	EA	
	007	101-4101	0	RES	_	5% 100 (	МНС		RP		P	1	P	В	P	EA	
	008	101-4102	0	RES	1/4W	13,814 5% 1K OF		1	RP	-	P	1	P	В	P	EA	
	009	101-4123	0	RES	1/4W	5% 12K (		-	RP	-	P	1	P	В	P	EA	
, 2	010	101-4151	0	RES	1/4W	5% 150 (	ЭНМ		RP		P	1	P	В	P	EA	-
,  2-  32  34		101-4152	0	RES	1/4W J14	5% 1.5K	онм		RP							EA	
3-1		101-4202	0	RES	1/4W J14	5% 2K OI	нм	<del>, , , , , , , , , , , , , , , , , , , </del>	RP	18.8 - A. (18.8 - 18.9 - 18.9 - 18.9 - 18.9 - 18.9 - 18.9 - 18.9 - 18.9 - 18.9 - 18.9 - 18.9 - 18.9 - 18.9 - 1						EA	
>  *  		101-4225	0	RES	1/4W A13	5% 2,2 1	MEG	онм	RP RP							EA EA	
¥		101-4270		RES		5% 27 OF	HM		RP							EA	
+6 +6		101-4331	0	· <del>· · · · ·</del>	J14		<del></del>		RP	· · · · · · · · · · · · · · · · · · ·	·					EA	
45	017	101-4335	0		A 1	5% 330 ( 5% 3.3 !	· <del></del>	OHM	RP		P	1	P	В	P	EA	
5 U	018	101-4470	0		В3-	5% 47 01			RP		P	1	P	В	P	EA	
5	019	101-4472	0		2-A				iR.		□ P		P	г <b>В</b>	P	EA /11	\ (***
•										Wi							<u>ال</u> ق

	and the second of the second o			
PRINTED 25-JAN-81	02:33		APPLE COMPUTER,	
EFFECTIVITY DATE: 0	17381 S	INGLE LE	EVEL BILLS	
PARENT PART: 606-	0148 M UNTESTE ERC: B	D A2 STD 48K S SRCE CODE: 1	TYPE: 1	UM: E
	E	22 CO	STSAP MMRYPBL	EXTI
ITEM COMPONENT NO. PART NUMBER	R DESCRIPTION C REMARKS	CD COI	DE C P R C N UM	P
	F13	RP	PIPBPEA	1
020 101-4473	0 RES 1/4W 5% 47K UF			
	J13	RP	P 1 P B P EA	1
021 109-0001	PUT, TRIM 200 OHMS			
	J14		PIPBPEA	3
022 111-0001	O RES ARRAY 7 X 1K (	RP IHMS	FIFUEDA	
	K13,E11,D11		n ( n n n r r )	1
023 131-5701	O CAP, 47PF 5% N470	RP SOV	P 1 P B P EA	1
	CAP, 47PF 5% N4/V		_ ,	
024 136-2401	<b>A</b>	RP	P 1 P B P EA	4
	CAP, .022UF 10% X 4-H13	/K 50V		
025 135-9101	٨	RP	P 1 P A P EA	45
	CAP, 1UF +80-20%	Z5U7Y5V 50V RP	PIPBPEA	1
026 138-0001	M 0 CAP, VARIABLE CERA	MIC TRIMMER 5.		
	F14		PIPAPEA	1
027 151-5501	B CHOKE, 27UH 10%	RP	FIFMFWA	•
	H14			
029 301-0166	0	RI	PIPBPEA	:
	1C, 74166			
030 301-9334	0	RI	P 1 P A P EA	:
030 301-3334	IC, 9334			
	F14	RI	PIPAPEA	
031 305-0000	IC, 74LS00N			
	A2	RI	P 1 P A P EA	
032 305-0002	0 IC, 74LS02N	L/T	• • • • • • • • • • • • • • • • • • • •	
	B13,B14,A17	2,A14	PIPAPEA	
033 305-0004	0 741504	RI	PIPAPEA	
	IC, 74LS04 CI1			
034 305-0008	0	RI	P 1 P A P EA	
	IC, 74LS08			
035 305-0011	B11,H1	,RI	P 1 P A P EA	
035 305-0011	IC, 74LS11	0 0		
	B12		PIPAPEA	
036 305-0020	0 IC, 74LS20	· · · · · · · · · · · · · · · · · · ·	The same	
	D2	n•	PIDNDEN	
037 305-0032	0 1C. 74LS32	RI [	シ いいしゃりんりばん	

PARENT PART: 012381  PARENT PART: 606-0148  M UNTESTED A2 STD 48K SYSTEM, RFI ERC: B SRCE CODE: A TYPE: 1  E. STSAP  IM COMPONENT R DESCRIPTION PR COMM RY P B L  NO. PART NUMBER C REMARKS CD CODE C P R C N UM  C14  038 305-0051  0 RI P 1 P A P EA  IC, 74LS51 C13  040 305-0138  0 RI P 1 P A P EA  IC, 74LS138 H2,H12,F12,F13  041 305-0139  0 RI P 1 P A P EA  IC, 74LS138 H2,H12,F12,F13  O42 305-0151  0 RI P 1 P A P EA  IC, 74LS139 F2  O42 305-0151  0 RI P 1 P A P EA	S O F M  UM: EA ABC: A  EXTENDED OTY PER  1  3
ERC: B SRCE CODE: A TYPE: 1  IM COMPONENT R DESCRIPTION PR COMM R Y P B L NO. PART NUMBER C REMARKS CD CODE C P R C N UM  C14  O38 305-0051 O RI P 1 P A P EA  IC, 74LS51 C13  O40 305-0138 O RI P 1 P A P EA  IC, 74LS138 H2,H12,F12,F13  O41 305-0139 O RI P 1 P A P EA  IC, 74LS139 F2  O42 305-0151 O RI P 1 P A P EA	EXTENDED OTY PER
COMPONENT   R DESCRIPTION   PR COMM R Y P B L	OTY PER  1
C14  C14  O38 305-0051  O  C174LS51  C13  O39 305-0074  O  C174LS74  B10,J13,A11  O40 305-0138  O  C174LS138  H2,H12,F12,F13  O41 305-0139  O  C174LS139  F2  O42 305-0151  O  C14  RI  P1PAPEA  IC, 74LS139  F2  O42 305-0151  O  RI  P1PAPEA  IC, 74LS139  F2  O42 305-0151  O  RI  P1PAPEA	1 3
038 305-0051 0 RI P 1 P A P EA  1C, 74LS51 C13  039 305-0074 0 RI P 1 P A P EA  1C, 74LS74 B10,J13,A11  040 305-0138 0 RI P 1 P A P EA  1C, 74LS138 H2,H12,F12,F13  041 305-0139 0 RI P 1 P A P EA  1C, 74LS139 F2  042 305-0151 0 RI P 1 P A P EA	3
038 305-0051 0 RI P 1 P A P EA  1C, 74LS51 C13  039 305-0074 0 RI P 1 P A P EA  1C, 74LS74 B10,J13,A11  040 305-0138 0 RI P 1 P A P EA  1C, 74LS138 H2,H12,F12,F13  041 305-0139 0 RI P 1 P A P EA  1C, 74LS139 F2  042 305-0151 0 RI P 1 P A P EA	3
C13  O39 305-0074  O RI P 1 P A P EA  IC, 74LS74  B10,J13,A11  O40 305-0138  O RI P 1 P A P EA  IC, 74LS138  H2,H12,F12,F13  O41 305-0139  O RI P 1 P A P EA  IC, 74LS139  F2  O42 305-0151  O RI P 1 P A P EA	
039 305-0074 0 RI P 1 P A P EA  IC, 74LS74 B10,J13,A11  040 305-0138 0 RI P 1 P A P EA  IC, 74LS138 H2,H12,F12,F13  041 305-0139 0 RI P 1 P A P EA  IC, 74LS139 F2  042 305-0151 0 RI P 1 P A P EA	
040 305-0138 0 RI P 1 P A P EA  IC, 74LS138 H2,H12,F12,F13  O41 305-0139 0 RI P 1 P A P EA  IC, 74LS139 F2  O42 305-0151 0 RI P 1 P A P EA  IC, 74LS151	4
040 305-0138 0 RI P 1 P A P EA  IC, 74LS138 H2,H12,F12,F13  O41 305-0139 0 RI P 1 P A P EA  IC, 74LS139 F2  O42 305-0151 0 RI P 1 P A P EA  IC, 74LS151	4
H2,H12,F12,F13  O41 305-0139  IC, 74LS139  F2  O42 305-0151  O RI P 1 P A P EA  IC, 74LS151	
041 305-0139 0 RI P 1 P A P EA  IC, 74LS139 F2  042 305-0151 0 RI P 1 P A P EA  IC, 74LS151	•
F2 042 305-0151 0 RI P 1 P A P EA  IC, 74LS151	1
042 305-0151 0 RI P 1 P A P EA	
	1
	-
043 305-0153 0 RI P 1 P A P EA	4
IC, 74LS153 E11,E12,E13,C1	
044 305-0161 0 RI P 1 P A P EA	4
IC, 74LS161 D11,D12,D13,D14	
' i 305-0174 0 RI P 1 P A P EA	2
1C, 74LS174 B5,B8	
046 305-0194 0 RI P1PAPEA	3
1C, 74LS194 B4,B9,A10	
047 305-0251 0 RI P 1 P A P EA	1
IC, 74LS251 H14	
048 305-0257 0 RI P 1 P A P EA	. 5
1C, 74LS257 B6,B7,J1,C12,A8	
049 305-0283 0 RI P 1 P A P EA	1
1C, 74LS283 E14	
050 307-0086 0 RI P 1 P A P EA	1
IC, 74886 B2	
051 307-0175 0 RI P 1 P A P EA	1
1C, 74S175 B1	
052 307-0195 0 RI PAPEA	1
1C, 74S195 OR 93S00	
053 315-8304 0 RI PAPEA	
IC, 8304B 8-BIT TRI-STATE  H10	
054 315-0897 ? 0 RI P A P EA	3 T 1
	3

Page 0326 of 0367

Distributed under the Creative Commons License on page 4

FRINIED SPENGERS	<i>U∠:34</i>	ARENE CONFORM, INC.	
EFFECTIVITY DATE:	012381 S I N	GLE LEVEL BILLS OF	M
PARENT PART: 606		2 STD 48K SYSTEM, RFI UM: E RCE CODE: A TYPE: 1 ABC: A	
ITEM COMPONENT	E DESCRIPTION	S T S A P EXTE	
NO. PART NUMBER	R DESCRIPTION C REMARKS	PR COMM R Y P B L GT CD CODE C P R C N UM PE	
075 515-0001	? O JACK, PHONO RT ANG (MC	RP P 1 P B P EA 1 DN) NTT 333-15	
076 515-0002	O JACK, PHONE	RP P1PBPEA 2	
077 515-0054	2-K13	P * P * P EA 2	
078 515-0053	CONN, STRAIGHT HEADER	P * P * P EA 2	
080 519-0001	CONN, STRAIGHT HEADER	RC P1PBPEA 1	
	CONNECTOR, 6 PIN AMP 9 K1	-350258-1	
081 341-0016	ROM, UTILITY DO	RL P1PAPEA 1	
082 000-0000	O NOT USED THIS ASSEMBLY	D*PBPEA O	
083 341-0001	? 0 ROM 16K E0	RL P1PBPEA 1	
084 341-0002	? 0	RL P1PBPEA 1	
341-0003	ROM 16K E8	RL P 1 P B P EA 1	
086 341-0004	ROM 16K FO	RL P1 PBPEA 1	
087 197-0001	ROM 16K F8	RI PIPBPEA 1	
088 908-0003	CRYSTAL, 14,318630 MHZ 1	EX X 1 P B P EA 0.0	0100
089 341-0036	ADHESIVE, RTV #3145 GR 0 ROM, SPCL A5	RU 1 P 1 P B P EA 1	
090 156=0005	CHOKE, WIDE BAND RFI T	YPE P 1 P B P EA 5	
091 511-2001	SOCKET, IC 20 PIN H10	RP P 1 P B P EA 1	
092 132-7101	CAP, .001UF 20% Z5R 50 K3,K4,K5,K6,K8	RP PIPBPEA 8	
093 511-1602	K9,2-K11 A SUCKET, IC 16 PIN DIP	RP PPPPEA (CKEYED)	F
094 125-5101	E3 A CAP, 10UF 16V K1	RP PIPEA 1	_

## gapple computer inc.

REVO

BOARD LOCATION	PART DESCRIPTION	APPLE PART #	OTHER LOCATION	SCHEMATIC DESIGNATION
				_
A1 (2)	.luf Capacitor	135-9101		C1
A1	330 Ohm Res 1/4W 5%	101-4331		R1
A1 (2)	2N4258 Transistor	372-4258		Q1,Q2
A1	Xtal, 14.318630 MHZ	197-0001		
A1 (2)	47 Ohm Res 1/4W 5%	101-4470		R2,R4
Al	150 Ohm Res 1/4W 5%	101-4151	•	
A2	Socket 14Pin 143-S3-T	511-1401	A11-12,B2,B 14,C-11,C13 D1-2,E1,F1, J13	-14
A2	IC 74LS00	305-0000		•
A3	Socket 16Pin 163-S3-T	511-1601	A3,A7-10,B1 B4-9,C1-10, D3-14,E2-14 F12-14,H2-5	Ć12, ,F2, ,
	IC 74166	301-0166	H10-14,J1,J	<u>.</u> .
	<b>.</b>	305-0166	•	
A5	Socket 24Pin 246-S4-T	511-2401	A5,F3,F5,F6 F9, F11	,F8
AS	ROM Character Generator	335-2513		
A7	Keyboard Socket	511-1601	B6-7,C12,J1	
A8	IC74LS257	305-0257	٦	
A9	IC 74LS151	305-0151		
A10	IC74LS194	305-0194	B4,B9	MEDO:=
A11	IC74LS74	305-0074	B10,J13	VEIRSTA
A12	IC 74LS02	305-0002	B13,B14	
A13	2N3904 Transistor	372-3904	F13,J14	QS

TITLE: _	APPLE	II	MOTHERBOARD	P/N:_	600-0001	REV:	. Page <u>1</u>	of

## Sapple computer inc. PRE-RELEASE

•		WERGE	- 1 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
BOARD LOCATION	PART DESCRIPTION	PART #	OTHER LOCATION	SCHEMATIC DESIGNATION
A13	.luf Capacitor	135-9101	:	C4
A13	1K Ohm Res 1/4W 5%	101-4102	F14	R14
A13	2.2M Ohm Res 1/4W 5%	101-4225	K13	R26
A13	IC NESSS	329-0555	B3	
A13	Socket 8Pin 083-S3-T	511-0801	B3,K13	
A14	.luf Capacitor	135-9101		C12
B1	IC 74LS175	307-0175		
B2	IC 74S86	307-0086		
В3	IC NESSS	329-0555	A13	,
В3	12K Ohm 1/4W 5%	101-4123	K14	R12
<b>B</b> 3	3.3M Ohm Res 1/4W 5%	101-4335		R13
В3	.luf Capacitor	135-9101		C15
_ B4,B9	IC 74LS194	305-0194	A10	
B5,B8	IC 74LS174	305-0174	·	
B6,B7	IC 74LS257	305-0257		
B10	IC 74LS74	305-0074	A11,J13	
B11	IC 74LS08	305-0008	H1	
B12	IC 74LS11	305-0011		
B13,14	IC 74LS02	305-0002	A12	, ,
B14	27 Ohm Res 1/4W 5%	101-4270	K14	R25
B15	Speaker Jack	515-0004		
B15	.luf Capacitor	135-9101		
C1	IC 74LS152	305-0153	E11-13	
C2	IC 74LS195	307-0195		•
				•

P/N: 600-0001 REV: Page 2 of 6 ... TITLE: APPLE II MOTHERBOARD

## gapple computer inc.

BOARD LOCATION	PART DESCRIPTION	APPLE PART #	OTHER LOCATION	SCHEMATIC DESIGNATION
C3,C10	- (1	4K) 333-6604 6K) 333-4116 6K) 333-0416		
C3-CS	.luf Capacitor	135-9101		
C7-C9	.luf Capacitor	135-9101		
C11	IC 74LS04	305-0004		
C12	IC 74LS257	305-0257	A8,B6-7,J1	
C13	IC 74LS32	305-0032		
C15	.luf Capacitor	135-9101		
-D1	Memory Select Plug	. *	E1,F1	
- D2	IC 74LS20	305-0020	नानाम ।	men eares
-D3-D10	(1	(4K) 333-6604 (6K) 333-4116 (6K) 333-0416		
<u>=</u> 03-DS	.luf Capacitor	135-9101	WE	
D7 - D9	.luf Capacitor	135-9101		<u>۔</u>
D10½	1K Ohma Resistor Array	111-0001	E104,K12	RA02
D11-D14	IC 74LS161	305-0161		
D11,D15 .	.luf Capacitor	135-9101		
E1	Memory Select Block	*	D1,F1	
E2	IC 74LS139	305-0139	F2	
E3-E10	(:	(4K) 333-6604 16K) 333-4116 16K) 333-0416		
E3-E5	.luf Capacitor	135-9101		
E7-E9	.luf Capacitor	135-9101		
E104	1K Ohm Resistor Array	111-0001	D10½,K12	RAO 3

TITLE: APPLE II MOTHERBOARD P/N: 600-0001 REV: Page 3 of 6

# Capple computer in PRE-RESIDE

BOARD LOCATION	PART DESCRIPTION	APPLE PART #	OTHER LOCATION -	SCHEMATIC DESIGNATION
E11	.luf Capacitor	135-9101	:	. !
E11-E13	IC 74LS153	305-0153		
E14	IC 74LS283	305-0283		
E15	.luf Capacitor	135-9101		
F1	Memory Select Plug	*	D1,E1	
F2	.luf Capacitor	135-9101		
F2	IC 74LS139	305-0139	E2	
F3	ROM F8	341-0004		
F5	ROM FO	341-0003		
F6 ·	ROM E8	341-0002		
F8	ROM E0	341-0001		
F9				
F11	ROM DO Programmer's Aid #1	341-0016 (Optional)		
F12-F13	IC 74LS138	305-0138	H2,H12	
F13	2N3904 Transistor	372-3904	A13,J14	Q6
F134	4.7K Ohm Res 1/4W 5%	101-4472		R27
F14	9334	301-9334		
F15	1K Ohm Res 1/4W 5%	101-4102	A13	R5
F15	.luf Capacitor	135-9101		
F15	5-50pf Color Trim Cap	138-0001		C3
Н1	IC 74LS08	305-0008	B11	
H2	IC 74LS138	305-0138	F12-F13,H12	
Н2	.luf Capacitor	135-9101		

TITLE: APPLE II MOTHERBOARD P/N: 600-0001 REV: Page 4 of 6

## Éapple computer inc.

BOARD LOCATION	PART DESCRIPTION	APPLE PART #	OTHER LOCATION	SCHEMATIC DESIGNATION
нз-н5	IC 8797	315-0897		•
H7,	Socket 40Pin 406-S3-7	511-4001		
. H7	IC 6502 Microprocessor	337-6502		1
H10-H11	IC 8T28	315-0828		
H12	IC 74LS138	305-0138	F12-13,H2	
Н13	IC 558	329-0558		.com
H13 (4)	.22uf Capacitor	133-8401		C5-C7
H13	.luf Capacitor	135-9101		C9
H14	IC 74LS251	305-0251		·
H1.5	27uh Choke	151-5501		L1
H15	47pf Capacitor	131-5701		C2
_HIS	.luf Capacitor	135-9101		•
= J1	IC 74LS257	305-0257	A8,B6-7,C12	•
J13 (4)	100 Ohma Res 1/4W 5%	101-4101	K14	R20-R23
J13	IC 74LS74	305-0074	A11,B10	
J13 (2)	12K Ohma Res 1/4W 5%	101-4123		R19,R29
J14 ·	MPSA13 Transistor	376-0003		Q4
J14	IN914 Diode	371-0914		CR1
J14	47K Ohm 1/4W 5%	101-4473		R23
J14	Game I/O Socket	511-1601		
J14	Single Pin	515-0005		
J144	200 Ohm Pot	109-0001		R11
J15	2.7K Ohsa Res 1/4W 5%	101-4272		R6
1				•

TITLE: APPLE II MOTHERBOARD P/N: 600-0001 REV: Page 5 of 6

## éapple computer inc.

## PRE-REIFASE WEDD AND

BOARD LOCATION	PART DESCRIPTION	APPLE PART #	OTHER LOCATION -	SCHEMATIC DESIGNATION
J15	2K Ohm Res 1/4W 5%	101-4202	:	R8
J15	1.5K Ohm Res 1/4W 5%	101-4152		R7
J15	2N3904 Transistor	372-3904	A13,F13	Q3
J15	10 Ohm Res 1/4W 5%	101-4100		R9
K1	Power Supply Socket	519-0001		·
K12	1K Resistor Array	111-0001	D104,E104	
K13	IC 74IC	353-0741		
K13	2.2M Ohm 1/4W 5%	101-4225	A13	R15
K13 (2)	12K Ohm 1/4W 5%	101-4123	В3	R16,R30
K13	.luf Capacitor	135-9101		C10
K14	.luf Capacitor	135-9101		C11
K14	100 Ohm Res 1/4W 5%	101-4101	J13	R18
K14	27 Ohm Res 1/4W 5%	101-4270	B14	R25
K14 (2)	.luf Capacitor	135-9101		C13,C14
K14	Video O/P Plug	515-0003	• •	
0-7	Connector 50 Pin	513-5001		
Jack (7)	Phono Cassette	515-0002	•	
Jack	Phone RCA	515-0001		

### \* Memory Select Plug

16K	16K	16K	600-0078
16 K	4 K	4 K	600-0077
4 K	4 K	4 K	600-0076

TITLE: APPLE II MOTHERBOARD P/N: 600-0001 REV: Page 6 of	TITLE:	: APPLE II MOTHERBOARD	_ P/N: 600-0001	REV:	. Page <u>6</u> of _	<u>6</u>
--	--------	------------------------	-----------------	------	----------------------	----------

1HTEB 29-508-81		APPLE COMPUTER; IN'C.
TUITY BATE:		
AMERI PART: 605		RYSTEM UH: EA FF
	ERC: C SRCE CODE:	A TYPE: 1 ABC: A FL
E K COMPONENT R		BIBAP EXTENDED PRRYPBL GUANTITY ED
FART NUMBER C	REMARKS	ODE PRONUM PER CH.
) 605-6116D <sub>.</sub> 2	CHABBIS A2 STD 16K SYSTEM	EX A 7 % U EA 0 351
1 605-4116 1	ABSY,POB,TST,MOTHERBD STD 16K A2	2H A 1 F A F EA
2 500-0009 B	ASSY> SPEAKER	RH P 1 P C P EA 1 451
3 499-0027 7 0	POWER SUPPLY,UL APPD ASTEC(AS RECD)	UX F 1 F A F EA 14 257
4 605-5105 M B	SUBASSY TST KEYBD AP2 W/ENCODER	VX A 1 P A P EA 1 698
5 805-0001 <sup> 1</sup> 8	BASE, CHASSISTAPPLEII	TRH P 1 P B P EA 1 383
5 805-0010 3	STIFFENER, REAR PANEL	EX P 1 P C P EA 1 CEE
7 805-0011 0	BRACKET, MOUNTING APPLEII KEYBOARD	EX P 1 P C P EA 2 NC:
5-0001 K	HOUSING, PLASTIC APPLE II	RM P 1 P B P EA 1 720
9 815-0002 8	LID, PLASTIC APPLE II	RM P 1 P B P EA 1 355
0 825-0003 0	LABEL, 'VIDEO/CASSETTE IN-OUT'	EX X 1 P C P EA 1 RC:
1 825-0001 B	TABEL; NAMEPLATE APPLEII	EX P 1 P C P EA 1 Sec
2 825-0067 1	OBSCLETE LABEL, SERSAFFLEII STD(UL)	EX X 7 P C P EA 1 85-
3 830-0002 7 0	FASTENER, HEAD LOCK 3M#SJ-3308R	EX X 1 P C P EA 4 NO:
4 330-0003 " A	FASTENER, PC BOARD STANDOFF	TEX X 1TP CTP EATT 6 T 631
ଅ ୫00-ଅ <b>୫</b> 0୫ ୁ A	SCREW, 6-32 X 3/8 FLT HD (CAD)	EX X 1 P C P EA 6 555
⊎ 400-3610 A	SCREW, 6-32 X 5/8 FLT HD (CAD)	EX X 1 P C P EA 1 Sec
7 844-0001 7 0	SCREW, \$4-40"X 3/8 SEMS"PAN HDT(CD)	TEXTX 1 POOTP ENTER 4 NO. RO
0 844-0004 <b>?</b> 0	SCREW, \$6-32 X 3/8 SEMS PAN HD (BK)	EX X 1 P C P EA 8 NO
2 850-4605 ° €	SCREW, PHILLIPS UNDERCUT #6 X 5/16	EX X 1 P C P EA 6
0 7 80000-038 0	SPACER, THEX 146-32 X 1/4 (ALUM)	EX X 11 P TOTP EAT 1
5-0001 0	FEET, RUBBER	EX X 1 P C P EA 4 457
2 908-0003 1	APHESIVE, RTV \$3145 GRAY	EX X 1 P B P EA 0.0400 301
3 935-0003 7 0	(OFS) REIDENTIFIED SEE 835-0116	EX X 1 P C F EA TO TITE TO SEE
4 240-3664 7 0	WASHER 16 INTERNAL TOOTH	EX X 1 P C P EA 1

Page 0334 of 0367

Distributed under the Creative Commons License on page 4

```
APPLE COMPUTER, INC.
FRINTED 29-Sep-81 10:41
                            SINGLE LEVEL BILLS C
EFFECTIVITY DATE: ALL
 CHASSIS A2 STD 16K SYSTEM
                            UHASSIS A2 STD 16K SYSTEM UN: E
ERC: 0 SRCE CODE: A TYPE: 1 ABC: 1
                                              STSAP EXTENT
FRRYFBL QUANTI
ITH COMPONENT R DESCRIPTION
NO. FART NUMBER C REMARKS
                                               CD C P R C N UM FER
025 860-0007 ( 0 WASHER: PLASTIC: .062 THK
                                              EX X 1 P C P EA
                                               UX A 5 P A P EA
024 405-5102 | 0 TESTED KEYBOARD A2 GREEN
027 825-0004 ? 0 LABEL, BERIAL # A2 BTD
                                            EX X 1 P C P EA
            O TESTED 110/220V A2 FOWER S. 2M A 1 P A P EA
028 605-5001
                                                                0.0
             - o abmesive, LOCKTITE #430 SUPERBONDER EX X 1 P A P EA
029 907-0002
             O LABEL, WARNING ASTEC ULTP/S T
                                              EX X 1 P C P EA
030 825-0043
            C FOAM PAD, SPEAKER
                                               EX X 1 P C P EA
031 944-0057
                                                 D * F D F EA
033 000-0000 O NOT USED THIS ASSEMBLY
034 030-0096 O OPERATING PROCEDURE, ENCODER BD EX X 1 P C P EA
035 825-0184 C LABEL, CSA CERTIFICATION EX X 7 P C P EA C
NOTES:
       ECO 352 ADDED ITEMS 4,33
       ECO 352 DELETED ITEM 24,7
        ECO 352 CHANGED ITEM 18 QTY FROM 12
       ECO 352 CHANGED ITEM 20 QTY FROM 4
       ECO 384 ADDED ITEM 12
       ECO 364 DELETED ITEM 27
ECO 377 ADDED ITEM 22,30,31,3
ECO 377 DELETED ITEM 28,29
       ECO 377 DELETED ITEM 28:29
       ECO 453 CLOSED ITEM 34
        ECO 472 ADDED ITEM 35
     END OF REPORT
```

LAH	ENT PARTE 6	D-D548 M CHASSIS A2 PLUS 48K SYSTEM RFI ERC: B SRCE CODE: A TYPE: 1	UM: EA
			ABC: A
ITEM	COMPONENT	E STSAP R DESCRIPTION PR COMM R Y P B I	EXTENDE
NO.	PART NUMBER	R DESCRIPTION PR COMM R Y P B L C REMARKS CD CODE C P R C N UM	QTY Per
) 6	06-6116D		
0:0		A EX * 7 * * EA DWG, CHASSIS ASSY A2 STD SYS RFI	0
001 6	06-4548	M A TS A 1 P A P EA	<u> </u>
002 6	00-0009	TESTED A2 PLUS 48K MOTHERBOARD, RFI  H B RM P 1 P B P EA	<b>i</b>
003.6	99-0048	ASSY, SPEAKER	
003 6	99-0046	POWER SUPPLY, ASTEC (85V - 135V)	1
004 6	06-5105	M A VX A 1 P A P EA	
005 8	10-0055	TESTED KEYPOARD, A2 RFI A P 1 P A P FA	-
		BASE, CHASSIS AZ RFI PAINTED	1
008 8	10-0360	A RM P1PAPEA	1
009-8	10-0359	HOUSING, A2 W/EMI PAINTING DETAIL  A  RM  P 1 P A P EA	1
010 0	25 0003	LID, A2 W/EMI PAINTING DETAIL	1
010 8	25-0003	O EX X 1 P B P EA LABEL, "VIDEO/CASSETTE IN-OUT"	1
011 8	25-0036	O EX X 1 P B P EA	1
012-8	25-0068	NAMEPLATE, APPLEII PLUS	-
		LABEL, SERIAL # APPLE II PLUS (UL)	1
013 8	30-0002	? O EX X 1 P B P EA	4
014 8	30-0003	FASTENER, HEAD LOCK 3M#SJ=3308R  PO EX X 1 P C P EA	-
		FASTENER RICHCO TCB5-4N	5
0.3 8	44-0012	SCREW, #6-32 X 1/2 PAN HD (BLK)	4 -
017 8	44-0001	? O EX X 1 P C P EA	4
018 8	44-0004	SCREW, #4-40 X 378 SEMS PAN HD (CD)	
010 0	44-0004	SCREW, #6=32 X 3/8 SEMS PAN HD (BK)	10
021 8	65-0001	O EX X 1 P B P EA	4
022 9	08-0003	FEET, RUBBER  1 EX X 1 P B P EA	0 0400
		ADHESIVE, RTV #3145 GRAY	0,0400
030 8	25-0043	O EX X 1 P B P EA LABEL, WARNING ASTEC UL P/S	1
031-9	44-0057	O EX 1 X 1 P C P EA	
033 8/	05-0058	FOAM PAD, SPEAKER	•
		BAR, GROUNDING A2 PCB RM P 1 P C P EA	1
035 82	25-0205	A X + CP C P EN	
036-80	05-0061	LABEL, FCC NON-COMPLIANCE	<u>CLIENIS</u>
		CLIP, GROUNDING A2 RFI	~ <del>~ Z ] (9</del> )
03/ 84	14-0013	O EX X 7 S/D P EA	5 7
		SCREW, #6-32 X 1/4 SEMS PAN HD (BK)	25(4)///

	App	ole ][ / ][-Plu	s Level II S	ervice Man	nual 1981	Dig	iBarn Co	mputer N	Museu	ım <i>i</i>	Apple (	Compute	r, Inc.
SW	FINE	ECN: .	8/K						·)				
getmense		CODE: UN	STAKT	24 - F 0 5 - C 0 -	1 1 1 1 1	13-Feb-80				\.  - 	<u>_</u>		
R		FROD FLAN	ECN	44 44 42 44 44 44 44 44 44 44 44 44 44 4	20000000000000000000000000000000000000	352 352							
	INC.	S U F T UM: EAN ABC: A	EXTENDED COUNTILY PER	0 0,	ਜਜ ਜਨ								
	LE COMPUTER,	E L B'I L L KEYBRD	T S A F T F B C L UM	******	0.0.0.0 0.4.0.0 0.4.0.0 0.4.0.0	7 F B F EA							
	APPLE	LELEV JETICS DISCRETE CODE: F	S PR COMM R CD CODE C		10 10 10 10 10	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	[						
		STA NO NITESTED DCS:	rion (S	E S S	*DC51, APPL DC51-35 T DC51-90 CLLF INDICATOR OTHK .150D 5/1	30 SFRENDE	9 5 6						
	10:43	17	REMARKS	FIN BEYCAP S	1, 3.5 0Z 1, 3.5 0Z FUR LGH 1P FUR ON NYLM .05	<u>hinsv, tckii 1930</u> Lamp 02-1876-01		IRT					
	-81 10	605-011	шко	1 1	O REY O SWI O KEY O WSH	O LAME		OF REPORT					
	PRINTED 10-Jul-	FFECTIVITY DATE PARENT PART: 6	. PART NUMBER	1 .	1	71(	NOTES:	END					
	PRI	11	NO.		2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		1 a a 3	2 3	<del>ų f</del>		3 1 4	¥ 3 ¥ 3	, , ,
٠.					· · · · · · · · · · · · · · · · · · ·			, , , , , , , , , , , , , , , , , , ,		<u> </u>	· · ·		· ·
Distril	buted	d under the	Creative C	ommons L	icense on p	age 4						Page 0	337 of 0367




## **Apple II Computer Technical Information**

## APPLE II / APPLE II-PLUS LEVEL II SERVICE REFERENCE MANUAL

### **Pre-Release Version**

## APPENDIX C REMOVAL AND REPLACEMENT PROCEDURES



# Written by Apple Computer, Inc. - Level II Service Center 1981

( This page is not part of the original service manual )

22 September 1981

To: Level II Service Managers

From: Jess Pack

Service Engineering

Subj: Service Engineering Pre-Release on the Apple II Keyboards.

Enclosed is the pre-release material on the Keyboard Company produced keyboards for the Apple II. Some of the parts have Apple part numbers, these are indicated with an A preceding the part number. Part numbers preceded by a K are keyboard company part numbers.

These part numbers will be on the service cashier up-date for October, use the part number indicated in this material for ordering any piece part for the keyboards.

This package should contain piece part breakdowns on the following:

- 1. Keyboard Encoder REV C
- 2. Apple II Alps Switchable (Low Profile Key Caps)
- 3. Apple II Alps Switchable (Sculptured Key Caps)
- 4. Apple II Contact Array Keyboard (Low Profile Key Caps)
- 5. Apple II Contact Array Keyboard (Sculptured Key Caps)

Note: Due to manufacturing changes at the keyboard company many parts are not interchangable. Refer to Service RElease SR2-009.



17 September 1981

#### Apple II Switchable Keyboard Sculptured Key Caps

#### Keyboard Company

Part Number: 606-0650

Figure	Description	Part Number
1	Key Cap Set AII B&M	A605-0113
2	Adapter, O Degree	K815-0013
3	Switch, KBB Alps Reset	K7 05-0004
4	Header, Right Angle 26 Pin	K519-0003
5	Lamp	K710-0001
6	Adapter Power	K815-0010
7	Plate Sub assembly	K626-4001
8	Stabilizer 8 Position	K810-0014
9	Standoff, Sawge	K810-0008
10	Guide O Degree	K815-0005
11	Pivot Stablizer	K815-0014
12	Screw 6-32 Pan Head	K842-0002
13	Richco Fastner	A830-0017
14	Switch, KBB ALPS	A705-0015
15	Power Lens Printed	K816-0119

Part Numbers: "K" Indicates Keyboard company

"A" Indicates Apple MIS

Item 13: Richo fastner is not on illustration, it is used to fasten the external keyboard encoder card to the keyboard.



17 September 1981

#### Apple II Switchable Keyboard B&M Low Profile LKey Caps

#### Keyboard Company


Part Number: 605-0118

Figure	Description	Part Number
1	Key Cap Set AII B&M	A605-0119
2	Adapter, 12 Degree	K815-0009
3	Switch, KBB Alps Reset	K7 05-0004
4	Header, Right Angle 26 Pin	K519-0003
5	Lamp	K710-0001
6	Adapter Power	K815-0010
7	Plate Sub assembly	K626-4001
8	Stabilizer 8 Position	K810-0001
9	Standoff, Sawge	K810-0008
10	Guide 12 Degree	K815-0004
11	Pivot Stablizer	K815-0014
12	Screw 6-32 Pan Head	K842-0002
13	Richco Fastner	A830-0017
14	Switch, KBB ALPS	A705-0015
15	Power Lens Printed	K816-0119

Part Numbers: "K" Indicates Keyboard company

"A" Indicates Apple MIS

Item 13: Richo fastner is not on illustration, it is used to fasten the external keyboard encoder card to the keyboard.



16 Septembe 1981

Contact Array Keyboard Sculptured Key Caps

Keyboard Company

Part Number: 606-0649

Item	Description	Part Number
1 2 3 4 5 6 7	Sculptured Key Cap Set Lens Power Printed (all keyboards) Sheild 55 Position AII EMI Keystem, Off-Set Spring Reset Key Stabilizer Bar 8 Position Spring Space Bar	A605-0133 K816-0001 A810-0089 K815-0038 K870-0006 K810-0011 K870-0005 K815-0037
8 9 10 11	Guide Off-Set Lamp Connector 25 Pin PC Board 52 Position	K710-0001 K710-0001 K820-0001
12	Richco Fastner (encoder card)	A830-0016

Item 12: Richco Fastner is not on the Illustration, it is used to fasten the external keyboard encoder to the keyboard.

Note: Service on this board is very limited. The following items are not considered field serviceable and are listed for identification purposes only.

#### Item

4 Keystem Off-Set

11 PC Board 52 Position

Item number 3 is the EMI Modification for the Contact Array.

16 September 1980

Contact Array Keyboard B&M Low Profied key Caps

Keyboard Company

EMI Untested Contact Array Keyboard Part Number 606-0115 Untested CONTACT Array Keyboard Part Number 605-0115

Figure	Description	Part number
1	Keycap set AII B&M	A605-0119
2	Lens power Printed (all keyboards)	K816-0001
3	Sheild 55 Position AII EMI	A810-0089
4	Keystem 12 Degree	K815-0001
5	Spring Comp, AII Keyboard Reset	A810-0087
6	Space Stabilizer AII Keyboard	A810-0086
7	Spring Comp, AII Keyboard, Space"	A810-0088
8	Guide 12 Deg. AII Array	A815-0381
9	Lamp (AII Array/Switchable)	K710-0001
10	Connector 25 Pin	K519-0002
11	PC Board 52 Pos	K820-0001
12	Richco Fastner (encoder card)	A830-0016

Part Number: "K" Indicates Keyboard Company
"A" Indicates Apple MIS Number

Item 12: Richco Fastner A830-0016 is not on the Illustration, it is used to fasten the external keyboard encoder card to the Keyboard.

Note: Service on this board is very limited. The following items are not considered field servicable and are listed for identification purposes only:

#### Item:

Keystem 12 Deg.
11 PC Board 52 Pos.

Item number 3 is the part addition to make the array keyboard EMI.

16 September 1981

## EXTERNAL keyboard Encoder Apple II

Part Number: 605-0105 REV C (Current Encoder)

location	Description	Apple PT NO.
R8	Resistor 1/4W 5% 510K OHM	101-4514
R5	Resistor 1/4W 5% 1K OHM	101-4102
R4	Resistor 1/4W 5% 220 OHM	101-4221
R7	Resistor 1/4W %5 220K OHM	101-4223
R2,3,6	Resistor 1/4W %5 4.7K OHM	101-4472
R1	Resistor 1/4W 5% 51K OHM	101-4513
R10,5	Resistor 1/4W %5 3K OHM	101-4302
C1	Capacitor 1UF AL ELEC -10%175% 50V	125-4101
C5	Capacitor 47PF 5% N470 50V	131-5701
C2	Capacitor .022UF 20% Y5P 25V	133-2401
C3,4,6,7,8	Capacitor .1UF +80-20% Z5U/Y5V 50V	135-9101
n2	IC 74LS00N	305-0000
B3,4 B5	IC 74LS04	305-0004
B2	IC 555 Timer	329-0555
B6	MB IC KEYBOARD encoder	331-0931
*1	Socket, IC 16 Pin	511-1601
J1	Socket, 40 Pin	511-4001
B Pl	Connector 25 Pin Molex #4030-25AA	519-0022
S1	Switch SLd #M10-0112-045-01-0	705-0013
PCB	PCB Encoder Discrete Keyboard	820-0026

#### Note:


#### #1. REV C

Capacitor C8 was added to this version of the Encoder for the Contact Array Keyboard.

#### #2. REV B / REV A

Components are the same as current encoder board, the PCB Traces are different.

## ASTEC POWER SUPPLY



#### ASTEC 11040 STANDARD POWER SUPPLY

C2 ELECTROLYTIC CAPACITOR 47 UF 250V 057-4 C3 ELECTROYLTIC CAPACITOR 47 UF 250V 057-4 C4 ELECTROYLTIC CAPACITOR 47 UF 250V 057-4 C5 ELECTROYLTIC CAPACITOR 47 UF 250V 057-4 C6 TANTALUM CAPACITOR 22 UF 16V 072-2 C7 CERAMIC CAPACITOR 1000 PF 3KV 055-1 C8 CERAMIC CAPACITOR 0.01 UF 1KV 055-1 C9 ELECTROYLITIC CAPACITOR 1000 UF 10V 057-1 C10 ELECTROYLITIC CAPACITOR 1000 UF 10V 057-1 C11 ELECTROYLITIC CAPACITOR 330 UF 16V 057-3 C12 ELECTROYLITIC CAPACITOR 220 UF 10V 057-2	0400100 (121-616) 7020040 ( 124-66) 7020040 ( 124-66) 7020040 ( 127-66) 2600040 (127-66) 0210001 (132-66) 0220020 (124-66) 0220020 (124-66) 0220080 (124-66) 02120060 (124-66)
C2 ELECTROLYTIC CAPACITOR 47 UF 250V 057-4 C3 ELECTROYLTIC CAPACITOR 47 UF 250V 057-4 C4 ELECTROYLTIC CAPACITOR 47 UF 250V 057-4 C5 ELECTROYLTIC CAPACITOR 47 UF 250V 057-4 C6 TANTALUM CAPACITOR 22 UF 16V 072-2 C7 CERAMIC CAPACITOR 1000 PF 3KV 055-1 C8 CERAMIC CAPACITOR 0.01 UF 1KV 055-1 C9 ELECTROYLITIC CAPACITOR 1000 UF 10V 057-1 C10 ELECTROYLITIC CAPACITOR 1000 UF 10V 057-1 C11 ELECTROYLITIC CAPACITOR 330 UF 16V 057-3 C12 ELECTROYLITIC CAPACITOR 220 UF 10V 057-2	7020040 \C 7020040 \C 7020040 \C 7020040 \C 2600040 \LI27-CCC 0210001 \Li32-CCC 0367325 \Li32-CCC 0220020 \C 0220020 \C 3120080 \Li24-CCC 2120060 \Li24-CCC
C3	7020040 C 7020040 C 2600040 L127-CC 0210001 W32-CC 0367325 W132-CC 0220020 C 0220020 C 3120080 W1241-CC 2120060 W124-CC
C4 ELECTROYLTIC CAPACITOR 47 UF 250V 057-4 C5 ELECTROYLTIC CAPACITOR 47 UF 250V 057-4 C6 TANTALUM CAPACITOR 22 UF 16V 072-2 C7 CERAMIC CAPACITOR 1000 PF 3KV 055-1 C8 CERAMIC CAPACITOR 0.01 UF 1KV 055-1 C9 ELECTROYLITIC CAPACITOR 1000 UF 10V 057-1 C10 ELECTROYLITIC CAPACITOR 1000 UF 10V 057-1 C11 ELECTROYLITIC CAPACITOR 330 UF 16V 057-3 C12 ELECTROYLITIC CAPACITOR 220 UF 10V 057-2	70200401/C 2600040 4127-CCC 0210001 6132-CCC 0367325 6132-CCC 02200201/C 124-CCC 02200201/C 124-CCC 3120080 4124-CCC
C5 ELECTROYLTIC CAPACITOR 47 UF 250V 057-4 C6 TANTALUM CAPACITOR 22 UF 16V 072-2 C7 CERAMIC CAPACITOR 1000 PF 3KV 055-1 C8 CERAMIC CAPACITOR 0.01 UF 1KV 055-1 C9 ELECTROYLITIC CAPACITOR 1000 UF 10V 057-1 C10 ELECTROYLITIC CAPACITOR 1000 UF 10V 057-1 C11 ELECTROYLITIC CAPACITOR 330 UF 16V 057-3 C12 ELECTROYLITIC CAPACITOR 220 UF 10V 057-2	2600040 4127-ccc 0210001 432-ccc 0367325 4132-ccc 0220020 4124-ccc 0220020 4124-ccc 3120080 4124-ccc
C6 TANTALUM CAPACITOR 22 UF 16V 072-2 C7 CERAMIC CAPACITOR 1000 PF 3KV 055-1 C8 CERAMIC CAPACITOR 0.01 UF 1KV 055-1 C9 ELECTROYLITIC CAPACITOR 1000 UF 10V 057-1 C10 ELECTROYLITIC CAPACITOR 1000 UF 10V 057-1 C11 ELECTROYLITIC CAPACITOR 330 UF 16V 057-3 C12 ELECTROYLITIC CAPACITOR 220 UF 10V 057-2	0210001 (332-ccc) 0367325 (4132-ccc) 0220020 (4124-ccc) 0220020 (4124-ccc) 3120080 (4124-ccc) 2120060 (4124-ccc)
C7 CERAMIC CAPACITOR 1000 PF 3KV 055-1 C8 CERAMIC CAPACITOR 0.01 UF 1KV 055-1 C9 ELECTROYLITIC CAPACITOR 1000 UF 10V 057-1 C10 ELECTROYLITIC CAPACITOR 1000 UF 10V 057-1 C11 ELECTROYLITIC CAPACITOR 330 UF 16V 057-3 C12 ELECTROYLITIC CAPACITOR 220 UF 10V 057-2	0367325 CA 32-ccc 0220020 CA 124-ccc 0220020 CA 124-ccc 02120080 CA 124-ccc 02120060 CA 124-ccc
C8 CERAMIC CAPACITOR 0.01 UF 1KV 055-1 C9 ELECTROYLITIC CAPACITOR 1000 UF 10V 057-1 C10 ELECTROYLITIC CAPACITOR 1000 UF 10V 057-1 C11 ELECTROYLITIC CAPACITOR 330 UF 16V 057-3 C12 ELECTROYLITIC CAPACITOR 220 UF 10V 057-2	0220020) CH 124>= C 0220020) CH 124>= C 3120080 W124>= C 2120060 W124>=
C9 ELECTROYLITIC CAPACITOR 1000 UF 10V 057-1 C10 ELECTROYLITIC CAPACITOR 1000 UF 10V 057-1 C11 ELECTROYLITIC CAPACITOR 330 UF 16V 057-3 C12 ELECTROYLITIC CAPACITOR 220 UF 10V 057-2	3120080 WIZH-006 2120060 WIZH-006
C11 ELECTROYLITIC CAPACITOR 330 UF 16V 057-3 C12 ELECTROYLITIC CAPACITOR 220 UF 10V 057-2	3120080 WIZH-006 2120060 WIZH-006
C12 ELECTROYLITIC CAPACITOR 220 UF 10V 057-2	2120060 QU24-ccc
	2120060 QU24-000
	0220020 W124-000
	0200020 4/2/-016
	0220020 4124-00
	2120060 4124-00C'
· - · - · - · - · - · - · - · - ·	8120010 W124-ccc 5
	3120080 4124-66:
<del></del>	0400050 d1375-111
D2 SILICON DIODE 1N4150 212-1	0700050 u371
	0400100 cu375-0013
D4 RECTIFIER/HEATSINK ASSEMBLY 853-0	0200020
	0200020 U375-6CF
	0200020)
	0100040 4375-cell 0400070 4375-cell
D9 SILICON DIODE 1N4150 212-1	0700050) 4371-415
	07000303
D11 BLANK	
DB1 BRIDGE RECTIFIER KRP10 226-3	0500010 W357-CK.
F1 FUSE 2.75 AMP 250 VOLTS 084-0	0200040 4740-ccz
L1 CONTROL CHOKE COIL 328-C	0150016 4155-cvc
L2 FILTER CHOKE COIL ASSEMBLY TF-20	100010 4155 cc
L3 FILTER CHOKE COIL ASSEMBLY TF-20	100050 WISS CON
	100010 WISSECT
L5 FILTER CHOKE COIL ASSEMBLY TF-20	0100020 WISS-CON
<b>\=</b>	1700382 4376-CCCH
O2 TRANSISTOR NPN 25C1358 209-1	10200020 L376-CCC 5
Q3 TRANSISTOR NPN PE8050 209-1	1700382 4076-ccci
Q4 TRANSISTOR PNP PE8550 210-1	11700322 u376-cct
•••	10970015 W07-6 WC
R2 RESISTOR CARBON FILM 2.2M +-5% 240-2	

		! • `
R3	RESISTOR CARBON FILM 2.2M +-5%	240-22506033 101-2215
R4	RESISTOR CARBON FILM 82R +-5%	240-82006033 <b>%</b> 1 - 22 2 2 2
R5	RESISTOR METAL OXIDE FILM 27R	248-27006052 4.107-CCG
R6	RESISTOR CARBON FILM 4.7R +-5%	240-47906033 101-2547
R7	RESISTOR CARBON FILM 10R +-5%	240-10006022 <b>6601-4</b> 27-
R8	RESISTOR METAL FILM 0.33R +-5%	247-03386054 WIO7-0016
R9	RESISTOR CARBON FILM 180R +-5%	240-18106022 101-4121
R10	RESISTOR CARBON FILM 12R +-5%	240-12006022 101-4120
R11 .	RESISTOR CARBON FILM 470R +-5%	240-47106022 401-4471
R12	RESISTOR CARBON FILM 1K +-5%	240-10206022 6101-4105
R13	BLANK	
R14	RESISTOR CARBON FILM 1K +-5%	240-10206022 6101-410
R15	RESISTOR CARBON FILM 330R +-5%	240-33106022 101-433
R16	RESISTOR CARBON FILM 5.6K +-5%	240-56206022 CIOI-456
R17	RESISTOR CARBON FILM 27R +-5%	240-27006022 401-427¢
R18	RESISTOR CARBON FILM 82R +-5%	240-82006033 101-265
R19	RESISTOR CARBON FILM 1K +-5%	240-10206022 6 101-416
R20	RESISTOR CARBON FILM 2.7K +-5%	240-27206022 4101-427
R21	BLANK	
R22	RESISTOR CARBON FILM 100R +-5%	240-10106033) 101-2101 240-10106033)
R23	RESISTOR CARBON FILM 100R +-5%	
R24	RESISTOR CARBON FILM 390R +-5%	240-39106022 901-4390
sc1	SILICON CONTROL RECTIFIER 2P 05M	227-1250001 <b>0</b> ५ ३७ <b>६</b> ००७७
501	· ·	·
т1	POWER TRANSFORMER ASSEMBLY	TF-10200370 4157-0044
Т2	CONTROL TRANSFORMER ASSEMBLY	TF-10200200 W157-∞05
т3	COMMON MODE TRANSFORMER ASSEMBLY	TF-20200010 UL 157-0006
	grupp proper 10 Ou L O Ou	222-12295001 U371-00C2
Z1	ZENER DIODE 12.2V +0.2V	222-06895003 (1371-003
<b>Z2</b>	ZENER DIODE 6.8V +-0.2V	222-00093003 ((317-(22.)
VDR1	VARISTOR 260VAC	256-26100014 C4377-CCC
РСВ	PRINTED CIRCUIT BOARD (NO PART'S)	042-02012202 U. 820-cc
	Switch Puker.	705-erc1
CASE	SWITCH (ROCKER TYPE)	278-0120002 <b>0</b> 7c5-cc23
CASE	AC IMPUT SOCKET (THREE PRONG GROUND)	149-00200010 199-003
CASE	VOLTAGE SELECTION SWITCH 115/230	283-02200100
(CASE)	BOTTOM PLATE 1.6 AL SHEET	403-03100700 805-007
(CASE)	COVER (TOP) 1.6 AL SHEET	403-03100810 805-66
(OUPT)	001 Mil (101) 110 110 01100	, , , , , , , , , , , , , , , , , , ,

ASTEC POWER SUPPLY AA11040B

	•		
LOCATION	DESCRIPTION	VENDOR NO.	APPLE P/N
C1	MP CAP 0.1 UF +-20% 250 VAC	068-10400010	4121-0100
С3	CER CAP 2200 PF +-20% 400 VAC	055-22200010	u/32-000/
C4	CER CAP 2200 PF +-20% 400 VAC	055-22220001	,
C5 .	ELEC CAP 47 UF +100-10% 250V	057-470200407	U124-0001
C6	ELEC CAP 47 UF +100-10% 250V	057-47020040	
C7	ELEC CAP 220 UF +50 -10% 10V	057-22120080	4126-0001
C8	CER CAP 47 PF +-20% 3KV 250	055-47167728	4/3/-000/
C9	CER CAP 0.01 UF +-20% 1KV 25U	055-10358925	u 131-0002
C10	CER CAP 0.01 UF +-20% 1KV 25V	055-10358925	
C11	POLY CAP 0.22 UF +-10% 100V	058-22400120	u 119-0001
C12	ELEC CAP 1000 UF +100 -10% 10V	057-10220020 <b>\C</b>	
C13	ELEC CAP 1000 UF +100 -10% 10V	057-10220020	4124-0003
C14	ELEC CAP 1000 UF +100 -10% 10V	057-10220020	
C15	ELEC CAP 220 UF +100 -10% 10V	057-22120060	4124-0004
C16	ELEC CAP 220 UF +100 -10% 10V	057-22120060	
C17	POLY CAP 0.022 UF +-20% 100V	058-22300086	U119-0002
C18	POLY CAP 0.22 UF +-10% 100V	058-22400120	4119-0001
C19	ELEC CAP 1000 UF +100 -10% 10V	057-1022002 <b>0 ←</b>	4124-0003
C20	ELEC CAP 580 UF +100 -10% 16V	057-68120010 €	
C21	ELEC CAP 330 UF +100 -10% 16V	057-33120080 <b>)</b>	
C22	ELEC CAP 330 UF +100 -10% 16V	057-33120080	U124-0002
C23	CER CAP 0.01 UF +-20% 1KV 25U	055-10368925	4/32-0002
C24	ELEC CAP 47 UF +100 -10% 250V	057-47020040	4124-0001
C25	ELEC CAP 47 UF +10 -10% 250V	مے 057–4702004 <b>0</b>	4/27
D1	RECTIFIER RPG10A	226-10400050 C	u 375-0014
D <b>2</b>	RECTIFIER RPG10M	225 <b>-</b> 1040010 <b>0</b> C	4375-00 13
D3	RECTIFIER RPG10M	226-10400100 <b>)</b> C	
D4	SILICON DIODE 1N4606	212 <b>-</b> 10700210 <b>}</b>	u371-0001
D5	SILICON DIODE 1N4606	212-10700210	
D6	RECTIFIER ASSY	853-00200210	1177-2017
D7	RECTIFIER ASSY	853-00200210 <b>{</b>	4375-0017
D8	RECTIFIER ASSY	853-00200219	== =================================
р9	RECTIFIER RGPA5B	226-10100040 <b>C</b>	u375-0015
D10	RECTIFER RGP158	226-10400070 C	4375-00/6
D11	SILICON DIODE 1N4606	212-10700210	u371-0001
D12	RECTIIER RGP158	22 <b>6</b> −10100040 <b>C</b>	u 375-0015
DB1	BRIDGE RECTIFIER KBP10	225-30500010	u 35/- 000/
F1	FUSE 2.75A 125V	084-00200040	U-740-0001
ICI	IC TL431CP/TL431CLP	211-10800100	u-327-0001
11	CHOKE COIL ASSY	852-20100140	u-155-0001
L1	CHOKE COIL ASSY	852-20100140	u-130 3001
L2	BASE CHOKE 2.2 UH	328-00100030	U-155-0002
L3		328-00100030	U-155-0003
L4	CHOKE 1.5 MH (PROPRIETARY) CHOKE COIL ASSY	852-10100370	
L5	CHURE CUIL ASSI	032 10100370	n-155-0004

L6	CHOKE COIL ASSY	.328-20100010	U155-0005
L7	CHOKE COIL	852-10100490	u 155-0006
L8	CHOKE COIL	852-10100490	
		000 11700/00	u376-0001
Q1	NPN TRANSISTOR 2SD592NC	209-11700400	
Q1	NPN TRANSISTOR 2SD467C	209-11700460	(act)
Q2	NPN TRANSISTOR 2SC1875	20 <b>9-</b> 102000 <b>30</b>	4376-0002
$\tilde{q}$ 3	PNP TRANSISTOR 2SB621NC	210 11700330	4376-0003
Q3 .	PNP TRANSISTOR 2SB561C	210-11700350	
Q4	PNP TRANSISTOR 2SB621NC	210-11700330	U376-0003
•			u 07= 0100
R1	THERMISTOR 4R +-10% OR 5R	258-40970015	
R2	RESISTOR METAL FILM 150K +-5% 1/2 W	240-15406033	Locol
R3	RESISTOR METAL FILM 150K +-5% 1/2 W	240-15406033	U107-0002
R4	RESISTOR METAL OXY FILM 27R +-5% 2 W	248-2700606 <b>3 C</b>	167-4/62
R5	RESISTOR CARBON FILM 1K +-5% 1/2 W	240-10206022 C	101-4270
R6	RESISTOR CARBON FILM 27R +-5% 1/2 W	240-27006022 C	101-4680
R7	RESISTOR CARBON FILM +-5% 1/4W 68R	240-68006022	U.107-0003
R8	RESISTOR METAL OXY FILM 120R +-5% 1W	248 <b>-</b> 1210605 <b>2</b>	4.707
R9	RESISTOR CARBON FILM 8.2R +-5% 1/4 W	240-829060 <b>22</b>	101-4082
R10	RESISTOR CARBON FILM 10R +-5% 1/4 W	240-10006022 ←	DE 4/00
R11	RESISTOR METAL FILM 0.56 +-5% 1W	247-05686054	U107-0007
R12	RESISTOR CARBON FILM 68R+-5% 1/4W	240-68006022	701-4680
R13	RESISTOR CARBON FILM 270R +-5% 1/2W	240-27106033 <b>)</b>	(nt=227)
R14	RESISTOR CARBON FIM D270R +-5% 1/2W	240-2710603 <b>3</b>	1/002
R15	RESISTOR CARBON FILM 8.2R +-5% 1/2W	240-39106022	tor- 4082
R16	RESISTOR CARBON FILM 390R +-5% 1/4W	240-3910602 <b>2 C</b>	Tat= 4390
R17	RESISTOR CARBON FILM 22R +-5% 1/2W	240-22006022	101-4220
R18	RESISTOR CARBON FILM 100R +-5% 1/4W	240-10106022 <b>C</b>	
	RESISTOR CARBON FILM +-5% 1/4W 56R	240-56006022 <b>3</b> C	
R19	RESISTOR CARBON FILM 56R +-5% 1/2W	240-56006022	101-4560
R20	RESISTOR CARBON FILM JOK 1-5% 1/2W	240-12306022	101-4123
R21	RESISTOR CARBON FILM 12R 1-5% 1/4W RESISTOR CARBON FILM 470R +-5% 1/4W	224-27106022	101-4471
R22	RESISTOR CARBON FILM 470K 1-3% 1/4W RESISTOR METAL FILM 2.7K +-2% 1/4W	247-27015022)	
R23	RESISTOR METAL FILM 2.7K 1-2% 1/4W	247-27015022	4107-0005
R24	RESISTOR METAL FILM 2.7K +-2% 1/4W	240-10406022	101-4104
R25	RESISTOR CARBON FILM 100K +-5% 1/4W	240-68106022	101-4681
R26	RESISTOR CARBON FILM 680R +-5% 1/4W	240-18206022	101-4182
R27	RESISTOR CARBON FILM 1.8K +5% 1/4W	247-10086-54	4/07-0006
R28	RESISTOR METAL FILM +-5% 1W 1R	240-82006033 C	4107-0007
R29	RESISTOR METAL FILM +-5% 1/4W 32R	248-22106052	
R30	RESISTOR METAL OXY FILM 220R +-5% 1W	240-22106032	4107-0008
R31	RESISTOR CARBON FILM 224 +-5% 1/4W	240-22006022	101-4220
a a= •	con 01221/20605	227-13000010	4372-0001
SCR1	SCR C122U/2N695	227 13000010	43/2001
т1	COMMON MODE TRANSFORMER ASSY	852-20200950	4157-0001
	POWER TRANSFORMER ASSY	852-10200940	U157-0002
T2	POWER TRANSFORMER ASSY (SUB)	852-10200680	U157-003
т3	TOWER TRANSPORTER ADDI (DOD)		-
<b>Z1</b>	ZENER DIODE 9.8V +-0.2V (2K7)	222-98085002	U371-0002
41	BEAUTY DEODE NOT 1 OF 1 ( 1 1 1 )		
VDR1	VDR 260 VAC	256-26100014 C	. U377-0001
ADVI	, Dit 200 1110		
CASE	VOLTAGE SELECTION SWITCH 115/230V	283-0220010 <b>0</b> C	
OAGE			705-0003

Switch RockER

SWITCH ROCKER CASE AC INPUT SOCKET CASE

BOTTOM PLATE 1.6 AL SHEET CASE COVER (TOP) 1.6 AL SHEET CASE

705-0001 278-01200020 C 705-0023 149-00200010 C 199-0003

403-03100700 C 805-0077 403-03100810 C 905-003 403-03100810 L 805-00B

POR PRINCIPAL

## MOTHERBOARD REPLACEMENT PROCEDURE

#### REMOVAL

- 1. Power off the Apple and remove power cord—first from power source and then from rear of Apple housing
- 2. Remove Apple lia.
- 3. Turn Apple upside down so keypoard rests on protective foam pad.
- 4. Remove six flat-head screws from. three outside edges of flat portion of Apple base (See A1).
- 5. Remove four round-head screws and lock washers from front of base (See A2).
- Grasping both base and housing, turn Apple right side up.
- 7. Gently lift front of housing slightly off base and unplug keyboard connector from location A7 at front of motherboard (See D1).
- 8. Lift housing off base and set aside.
- 9. Pinch sides of plug and release power supply plug from location K1 at top of motherboard (See D2).
- 10. Unplug speaker connector from location B8 on motherboard (See D3).
- 11. Remove 5/16 inch nut and lockwasher in middle of motherboard (See D4).
- 12. Push in on flanges with screwdriver or needle-nose pliers to release four stand-offs at corners of board and two stand-offs between I/O connectors 4 and 5. Lift board up and out (See D5).

#### INSTALLATION

- 1. Place new motherboard into position over four stand-offs at corners of board and two stand-offs between I/O connectors 4 and 5. Press board down into place (See D5).
- 2. Install washer and nut in middle of board and tighten just until snug (See D4).
- 3. Reinstall speaker connector at B8 (See D3).
- 4. Reinstall power supply plug at K1 (See D2).
- Place housing over base.
- 6. Gently lift front of housing slightly off base and reinstall keyboard connector at location A7. Be sure pin 1 of connector aligns with pin 1 of socket (See D1 and D10).
- 7. Grasping both base and housing, turn Apple upside down so keyboard rests on foam pad.
- 8. Make sure bent tab at back of base fits into slot in housing; then install lock washers and four round-head screws in front of base (See A2).
- 9. Install six flat-head screws in three outside edges of base (See A1).
- 10. To finish the procedure, complete these steps:
  - a. turn Apple right side up
  - b. replace Apple lid
  - c. reconnect power cord to Apple.

2-1

X

## ( apple computer inc.

### ROM/RAM/741 REPLACEMENT PROCEDURE

#### REMOVAL

- 1. Power off system and remove power cord—first from power source and then from rear of Apple housing.
- 2. Remove Apple lid
- 3. Locate IC to be removed
  - Motherboard ROMs (See D6).
  - Motherboard RAMs (See D7).
  - 741 IC (See D12).
  - ROM Card (Applesoft) in I/O connector Ø (See D13-.
- 4. With the special IC extractor, lift out the IC. Use extreme caution when handling the IC to prevent all types of damage—including that caused by static (See D8).

#### INSTALLATION

- 1. Identify correct placement of IC by holding it above socket so that:
  - a notch in top of IC is toward front of Apple and
  - b. dot or dot indentation on top of IC (at pin 1) is next to white dot on board (at pin 1 of socket)—See D9 and D10.
- 2. Making sure that all pins line up with sockets, press IC firmly into place.
- 3. To finish the procedure, complete these steps:
  - a. reinstall Apple lid
  - b. reconnect power cord to Apple.



### ('apple computer inc.

## POWER SUPPLY REPLACEMENT PROCEDURE

#### REMOVAL.

- 1. Power cff Apple and remove power cord—first from power source and then from rear of Apple housin:
- 2. Remove Apple lic.
- 3. If ROM card is installed in 1/0 connector 6 next to power supply, remove for easier access.
- 4. Pinon sizes of plug and release power supply plug from location K1 on motherboard (See D2).
- 5. With the keyboard directly in front of you, turn Apple up onto its left side.
- 6. Support the power supply unit (See C1) with your left hand and use your right hand to remove the four round-head screws and lock washers on the underside of base (See A3)
- 7. Turn the Apple back onto its base and lift out power supply unit.

#### **INSTALLATION**

- 1. Place new power supply unit into Apple (See C1).
- 2. Holding the unit in place and facing the front of the keyboard, turn Apple onto its left side.
- 3. Support the power supply unit with your left hand and install the four lock washers and round-head screws to hold power unit to base (See A3):
- 4. Reinstall power supply plug at location K1 (See D2).
- 5. To finish the procedure, complete these steps:
  - a. re-insert ROM card in I/O connector Ø (if removed earlier)
  - b. reinstall Apple lid
  - c. reconnect power cord to Apple.



### f appie computer inc.



## KEYDOARD REPLACEMENT FROST

#### REMOVAL

- 1. Power off the system and remove power cord—first from power source and then from rean reading housing
- Remove App +
- 3. Turn Apple upside down so keyboard rests on protective toant Lin.
- 4. Remove six tratinead screws from three outside edges of that port on of Apple base (See 4)
- 5. Remove four round-nead screws and lock washers from front of bace (See Al-
- $^{
  m HO}$  . Holding both buck and nousing, turn Apple right side  $_{
  m LO}$  .
- 7 Gently lift from all housing slightly up off base and undrug Reybourg connector from lecoular A7 at front of motherboard (See D1).
- 8. Lift housing officiase and turn housing upside down onto protective form one
- Sill Remove four buts and look washers (or sorelive) tharafna year carmin, bouse in See En-
- 10. Turn keyboard right side up. Carefully remove cable from top hight horner of keyboard (849, 08).

#### INISTALLATION.

- 1. Install keyboard cable to connector at top right corner of real center they are unabled to bend pins (See C6).
- 2. To install replacement keyboard, first check to see if there kie throughout number of housing at sides of keyboard location (See R2)
  - If brackets are pre-installed, go to step 3.
  - If brackets are not pre-installed, complete a through copilow.
    - a) remove four threaded rods (bent screws)
    - b) place brackets flat side down on housing
    - c) install screws at top and bottom of brackets (See B2).
- Place new keybbard over bracket stand-offs and install look washers and screws to help keyboard to brackets (See B1).
- 4. Lift housing and place on base.
- 5. Lift front of housing slightly off base and reinstall keyboard connector at location A7 (See D1).
- 6. Holding both base and housing, turn Apple upside down so keyboard rests on foam pag.
- 7. Install four lock washers and round-head screws at front of base (See A2).
- 8. Install six flat-read screws at three outside edges of Apple base (See A1).
- To finish the procedure, complete these steps:
  - a. turn Apple right side up
  - b. reinstall Apple lid
  - c. reconnect power cord to Apple.





## ENCODER IC REPLACEMENT PROCEDURE

#### REMOVAL

- 1. Power off the system and remove power cord—first from power source and then free rear of Apple housing.
- 2. Remove Apple lid.
- 3. Turn Apple upside down so keyboard rests on protective foam pad
- 4. Remove six flat-head screws from three outside edges of flat portion of Apple base (See A1)
- 5. Remove four round-head screws and lock washers from front of base (See A2)
- 6. Holding both base and housing, turn Apple right side up.
- 7. Gently lift front of housing slightly up off base and unplug keyboard connector from location A7 at front of motherboard (See D1).
- 8. Lift housing off base and turn housing upside down onto protective foam pad.
- 9. Remove four nuts and lock washers (or screws) holding keyboard to housing (See B1)
- 10. Turn keyboard right side up on protective foam.
- 11. Remove encoder IC (See C5) by pulling up on both ends with your thumb and index finger.

  Use extreme caution to protect the IC from damage, including that caused by static.

#### INSTALLATION

- 1. Install replacement encoder, ensuring that pin 1 of IC lines up with pin 1 of socket (See D9 and D10).
- 2. With keyboard still resting on foam, attach keyboard cable to location A7 on motiverboard (See D1).
- 3. Power on system and run keyboard test again.
  - If test is good, power system off and go to step 4
  - If test fails, power off system and complete these steps:
    - a. gently remove cable from top right corner of keyboard (See C6)
    - b. obtain replacement keyboard
- 4. Unplug keyboard connector from location A7 on motherboard (See D1).
- 5. Reinstall keyboard according to the following instructions:
  - If the test run in step 3 was good and you are reinstalling the same keyboard, place is onto housing and reinstall lock washers and nuts (or screws) (See B1).
  - If the test run in step 3 fails and you are installing a replacement keyboard complete these steps:
    - a. Attach keyboard cable to plug at top right corner of keyboard (See (16)). Excess care not to bend pins and be sure plug aligns properly with socket.

(Stir Next Page)

### Capple computer inc.

#### ENCODER IC REPLACEMENT, continued

- b. Check to see if there are two aiuminum brackets mounted on inside of Apple housing where keyboard is to be attached (See B2).
  - 1. If brackets are pre-installed, go to step 3 below.
  - 2. If the brackets are not pre-installed, first remove four threaded rods. Then place brackets flat side down on housing and install screws at top and bottom of each bracket in place of rods.
  - 3. Place new keyboard over bracket stand-offs and install lock wasners and screws to hold keyboard to brackets.
- 6. Lift housing and place on base.
- 7. Lift front of housing slightly off base and reinstall keyboard connector at location A7 (See D1).
- 8. Holding both base and housing, turn Apple upside down so keyboard rests on foam pad.
- 9. Install four lock washers and round-head screws at front of base (See A2).
- 10. Install six flat-nead screws at three outside edges of Apple base (See A1).
- 11. To finish the procedure, complete these steps:
  - a. turn Apple right side up
  - b. reinstall Apple lid
  - c. reconnect power cord to Apple.



## ('apple computer inc.

## POWER LIGHT BULB REPLACEMENT PROCEDURE

#### REMOVAL

- 1. Lift off power light cap at bottom left of keyboard (See C2).
- 2. Lift off shift key cap directly above power light cap for easier access to bulb (See C3).
- 3. Gently lift light bulb from sockets (See C4).

#### REPLACEMENT

- 1. Insert replacement bulb, making sure both wires go into the small sockets (See C4).
- 2. Reinstall shift key (See C3).
- 3. Reinstall power light cap (See C2).



### € apple computer inc.

### BRIGHTNESS ADJUSTMENT PROCEDURE

If the Apple is connected directly to a monitor and the image on the screen is too dim or too bright, adjust the composite video pot to get optimum clarity.

- 1. Power off Apple and remove lig.
- 2. Unplug game paddles if installed at game 1/0 connector (See D14).
- 3. Power on Apple.
- 4. Locate video pot at location J14 directly in back of game I/O plug (See D11). Using your thumb and index finger, turn pot:
  - clockwise to brighten image, or
  - counterclockwise to dim image.

### ELIMINATING SPEAKER RESONANCE

If the speaker is resonating at certain tones, install the supplied foam doughnut in accordance with the following instructions.

- 1. Power off Apple and remove lid.
- 2. Cut slit in one side of foam doughnut as shown (See F1).
- 3. Apply Dow Corning Silicone Rubber Sealant to bottom of doughnut and to inside of circular cut-out.
- 4. Carefully fit cut-out in foam around base of speaker in position shown (See F2). Press down firmly to ensure good contact between foam and Apple base.
- 5. Allow glue adequate time to dry before testing speaker.



### éapple computer inc.



## KEY SWITCH REPLACEMENT PROCEDURE

Once you have completed the keyboard diagnostic test and identified the faulty key switch, replace it by following these procedures.

#### BEFORE YOU BEGIN, MAKE SURE YOU HAVE THE FOLLOWING MATERIALS.

- 60 watt, 700° (F) soldering iron with small, flat tip.
- "SOLDAPULLT" solder-sucker, model DS 017
- 60/40 solder for printed circuit boards
- number 1 phillips screw driver

#### REMOVE KEYBOARD

- Power off the system and remove power cord—first from power source and then from rear of Apple housing.
- 2. Remove Apple lid.
- 3. Turn Apple upside down so keyboard rests on protective foam pad.
- 4. Remove six flat-head screws from three outside edges of flat portion of Apple Base (See A1).
- 5. Remove four round-head screws and lock washers from front of base (See A2).
- 6. Holding both base and housing, turn Apple right side up.
- 7. Gently lift front of housing slightly up off base and unplug keyboard connector from location A7 at front of motherboard (See D1).
- 8. Lift housing off base and turn housing upside down onto protective foam pad.
- Remove four nuts and lock washers (or screws) holding keyboard to housing (See B1).

#### REMOVE KEY SWITCH

1. Turn the keyboard upside down onto protective padding. Note that the printed circuit board has numbers for each key. Check Figure A below to identify the number of the key you want to remove. The "H" key, for instance, is number 34.





Figure A

### e apple computer inc.

- 2. To prepare the solder-sucker, bush the plunger down as far as it will go
- 3. Heat the soldering iron and make sure it is clean and well-tinned
- 4. When the soldering iron is ready, take it in one hand and the solder-sucker in the other as shown in Figure B. Hold the soldering iron at a 45° angle so that one side of the flat tip is firmly in contact with the bin and the other side of the tip is firmly in contact with the bad at the base of the bin. When the solder melts, quickly bush the release button or lever of the solder-sucker to bick it up.

CAUTION: DO NOT APPLY THE SOLDERING IRON FOR MORE THAT, THREE SECONDS IT MAY LIFT THE TRACES OF THE BOARD AND DESTROY



- 5. Repeat this procedure for the second pin, being careful to hold the soldering iron just as before and to observe the 3-second limit.
- E. If any solder remains around the base of the pin, or if it was not scheed properly to begin with, apply a little solder to the joint, again placing the flat edges of the iron against both pin and pad. Then repeat step 4 to make sure all solder is removed.


### apple computer inc.

- PRE-RELEASE
- 7. Using a number 1 phillips screwdriver, remove the screw nothing the key switch to the poer
- Turn the keyboard right-side up and pull up on the key cap to remove the key switch assembly (see Figure 3).
- 9. Pull the key cap straight up off the key switch and discard the switch.

#### INSTALL REPLACEMENT KEY SWITCH

- To place cap onto the replacement key switch, hold the switch and cap as shown in Figure 0 so that.
  - the pins on the bottom of the switch are on the side furthest from you
  - the white top of the switch bends to your left.
  - the letter on the key cap is at the side of the key on your right








Figure D

- Figure C
- 2 Insert the key switch into the board so that:
  - the pins go through the feed-through holes
  - the short black plastic placement prongs fit into their holes on the board. (Figure D shows a properly installed switch—from the back side of the board.)
- 3. Holding the key in place with one hand, turn the keyboard up-side-down onto the pad.
- 4. Reinstall the screw that holds the key in place.
- 5. Apply a little solder to the iron. Then, with the flat sides of the iron's tip in contact with both the pin and the pad that surrounds the pin hole, apply the new solder. Again, be sure that you do not overheat the board!
- 6 Check the joint to be sure that the solder has completely filled the hole around the pin and that the solder is built up in a little cone around the pin. If the joint is not filled, apply more solder.


### ( apple computer inc.


#### REINSTALL KEYBOARE

- Reinstall Reypoard in nousing and tighten nuts with lock washers (or screws).
- 2. Lift housing and place on base.
- Lift front of nousing slightly off base and reinstall keyboard connector at location A7 (See D1).
- 4. Holding cith base and housing, turn Apple upside down so keyboard rests on foam bac
- 5. Install to a lock washers and round-head screws at front of base (See A2).
- 6. Instail so tat-nead screws at three outside edges of Apple base (See Ath.
- 7. To finish the procedure, complete these steps:
  - a. turn -pole, right side un
  - b. reinstrill Apple 4d
  - cill rechillect dower condito Apple

LIGHT. SEE CETT ICE BULLETIN NUMBER 5 FOR NEW KEYSGARDS.










## **Apple II Computer Technical Information**

## APPLE II / APPLE II-PLUS LEVEL II SERVICE REFERENCE MANUAL

### **Pre-Release Version**

## **END OF MANUAL**



# Written by Apple Computer, Inc. • Level II Service Center 1981

( This page is not part of the original service manual )

Distributed under the Creative Commons License on page 4

Page 0367 of 0367